component

STM8S105K6T6CTR

Public Made by Adom

by adom

STMicroelectronics Microcontrollers (MCU/MPU/SOC), LQFP-32(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentembedded processors & controllersstm8s105k6t6ctrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 21h ago
viewers stm8s105k6t6ctr: viewers · Ray 21h ago
package.json stm8s105k6t6ctr: LCSC part number C116718 (was published as the bare integer) · Ray 8h ago
page.json stm8s105k6t6ctr: LCSC part number C116718 (was published as the bare integer) · Ray 8h ago
README.md Initial commit: component/stm8s105k6t6ctr · Ray 21h ago
stm8s105k6t6ctr-etched.glb stm8s105k6t6ctr: factory component page (tier=lcsc) · Ray 21h ago
stm8s105k6t6ctr-etched.step stm8s105k6t6ctr: factory component page (tier=lcsc) · Ray 21h ago
stm8s105k6t6ctr-hero.glb Publish 0.1.0 · Ray 21h ago
stm8s105k6t6ctr-hero.overlay.json Publish 0.1.0 · Ray 21h ago
stm8s105k6t6ctr.glb Publish 0.1.0 · Ray 21h ago
stm8s105k6t6ctr.kicad_mod Publish 0.1.0 · Ray 21h ago
stm8s105k6t6ctr.kicad_sym Publish 0.1.0 · Ray 21h ago
stm8s105k6t6ctr.lbr Publish 0.1.0 · Ray 21h ago
stm8s105k6t6ctr.step Publish 0.1.0 · Ray 21h ago

STM8S105K6T6CTR

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-32(7x7)

STM8S105K6T6CTR from STMicroelectronics, in a LQFP-32(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NRST bidirectional Reset input with internal pull-up, output capable in certain modes.
2 PA1/OSC_IN bidirectional Port A1, external oscillator or clock input.
3 PA2/OSC_OUT bidirectional Port A2, external oscillator output.
4 VSS power_in Digital ground.
5 VCAP passive Capacitor connection for internal 1.8 V regulator, 100 nF typical.
6 VDD power_in Digital power supply, 2.95 to 5.5 V.
7 VDDIO_1 power_in I/O power supply.
8 PF4/AIN12 bidirectional Port F4, analog input 12, pull-up applied during reset, not selectable in ADC scan mode.
9 VDDA power_in Analog power supply for ADC.
10 VSSA power_in Analog ground reference.
11 PB5/AIN5[I2C_SDA] bidirectional Port B5, analog input 5, remappable to I2C SDA.
12 PB4/AIN4[I2C_SCL] bidirectional Port B4, analog input 4, remappable to I2C SCL.
13 PB3/AIN3[TIM1_ETR] bidirectional Port B3, analog input 3, remappable to Timer 1 external trigger.
14 PB2/AIN2[TIM1_CH3N] bidirectional Port B2, analog input 2, remappable to Timer 1 channel 3 complementary.
15 PB1/AIN1[TIM1_CH2N] bidirectional Port B1, analog input 1, remappable to Timer 1 channel 2 complementary.
16 PB0/AIN0[TIM1_CH1N] bidirectional Port B0, analog input 0, remappable to Timer 1 channel 1 complementary.
17 PE5/SPI_NSS bidirectional Port E5, SPI slave select or master output.
18 PC1/TIM1_CH1/UART2_CK bidirectional Port C1, Timer 1 channel 1 or UART2 synchronous clock output.
19 PC2/TIM1_CH2 bidirectional Port C2, Timer 1 channel 2 output.
20 PC3/TIM1_CH3 bidirectional Port C3, Timer 1 channel 3 output.
21 PC4/TIM1_CH4 bidirectional Port C4, Timer 1 channel 4 output.
22 PC5/SPI_SCK bidirectional Port C5, SPI clock output.
23 PC6/SPI_MOSI bidirectional Port C6, SPI master out slave in data output.
24 PC7/SPI_MISO bidirectional Port C7, SPI master in slave out data input.
25 PD0/TIM3_CH2[TIM1_BKIN][CLK_CCO] bidirectional Port D0, Timer 3 channel 2, remappable to Timer 1 break input or clock output.
26 PD1/SWIM bidirectional Port D1, SWIM single wire debug interface, pull-up applied during and after reset.
27 PD2/TIM3_CH1[TIM2_CH3] bidirectional Port D2, Timer 3 channel 1, remappable to Timer 2 channel 3.
28 PD3/TIM2_CH2[ADC_ETR] bidirectional Port D3, Timer 2 channel 2, remappable to ADC external trigger.
29 PD4/TIM2_CH1[BEEP] bidirectional Port D4, Timer 2 channel 1, remappable to beeper output.
30 PD5/UART2_TX bidirectional Port D5, UART2 transmit data output.
31 PD6/UART2_RX bidirectional Port D6, UART2 receive data input.
32 PD7/TLI[TIM1_CH4] bidirectional Port D7, top level interrupt input, remappable to Timer 1 channel 4 output.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-32(7x7)
Category Embedded Processors & Controllers
Pins 32

CAD (KiCad official)

  • Symbol: STM8S105K6T6CTR
  • Footprint: Package_QFP:LQFP-32_7x7mm_P0.8mm
  • 3D model: LQFP-32(7x7) (KiCad packages3D, STEP)
  • 3D model files: stm8s105k6t6ctr-etched.step / stm8s105k6t6ctr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm8s105k6t6ctr.step / stm8s105k6t6ctr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (121 pp, sha256 b1007bc27bb78327, retrieved 2026-10-06, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF