component
STM8S105K6T6CTR
Public Made by Adomby adom
STMicroelectronics Microcontrollers (MCU/MPU/SOC), LQFP-32(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+68@@ -0,0 +1,68 @@+# STM8S105K6T6CTR++**STMicroelectronics** · Microcontrollers (MCU/MPU/SOC) · LQFP-32(7x7)++STM8S105K6T6CTR from STMicroelectronics, in a LQFP-32(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | NRST | bidirectional | Reset input with internal pull-up, output capable in certain modes. |+| 2 | PA1/OSC_IN | bidirectional | Port A1, external oscillator or clock input. |+| 3 | PA2/OSC_OUT | bidirectional | Port A2, external oscillator output. |+| 4 | VSS | power_in | Digital ground. |+| 5 | VCAP | passive | Capacitor connection for internal 1.8 V regulator, 100 nF typical. |+| 6 | VDD | power_in | Digital power supply, 2.95 to 5.5 V. |+| 7 | VDDIO_1 | power_in | I/O power supply. |+| 8 | PF4/AIN12 | bidirectional | Port F4, analog input 12, pull-up applied during reset, not selectable in ADC scan mode. |+| 9 | VDDA | power_in | Analog power supply for ADC. |+| 10 | VSSA | power_in | Analog ground reference. |+| 11 | PB5/AIN5[I2C_SDA] | bidirectional | Port B5, analog input 5, remappable to I2C SDA. |+| 12 | PB4/AIN4[I2C_SCL] | bidirectional | Port B4, analog input 4, remappable to I2C SCL. |+| 13 | PB3/AIN3[TIM1_ETR] | bidirectional | Port B3, analog input 3, remappable to Timer 1 external trigger. |+| 14 | PB2/AIN2[TIM1_CH3N] | bidirectional | Port B2, analog input 2, remappable to Timer 1 channel 3 complementary. |+| 15 | PB1/AIN1[TIM1_CH2N] | bidirectional | Port B1, analog input 1, remappable to Timer 1 channel 2 complementary. |+| 16 | PB0/AIN0[TIM1_CH1N] | bidirectional | Port B0, analog input 0, remappable to Timer 1 channel 1 complementary. |+| 17 | PE5/SPI_NSS | bidirectional | Port E5, SPI slave select or master output. |+| 18 | PC1/TIM1_CH1/UART2_CK | bidirectional | Port C1, Timer 1 channel 1 or UART2 synchronous clock output. |+| 19 | PC2/TIM1_CH2 | bidirectional | Port C2, Timer 1 channel 2 output. |+| 20 | PC3/TIM1_CH3 | bidirectional | Port C3, Timer 1 channel 3 output. |+| 21 | PC4/TIM1_CH4 | bidirectional | Port C4, Timer 1 channel 4 output. |+| 22 | PC5/SPI_SCK | bidirectional | Port C5, SPI clock output. |+| 23 | PC6/SPI_MOSI | bidirectional | Port C6, SPI master out slave in data output. |+| 24 | PC7/SPI_MISO | bidirectional | Port C7, SPI master in slave out data input. |+| 25 | PD0/TIM3_CH2[TIM1_BKIN][CLK_CCO] | bidirectional | Port D0, Timer 3 channel 2, remappable to Timer 1 break input or clock output. |+| 26 | PD1/SWIM | bidirectional | Port D1, SWIM single wire debug interface, pull-up applied during and after reset. |+| 27 | PD2/TIM3_CH1[TIM2_CH3] | bidirectional | Port D2, Timer 3 channel 1, remappable to Timer 2 channel 3. |+| 28 | PD3/TIM2_CH2[ADC_ETR] | bidirectional | Port D3, Timer 2 channel 2, remappable to ADC external trigger. |+| 29 | PD4/TIM2_CH1[BEEP] | bidirectional | Port D4, Timer 2 channel 1, remappable to beeper output. |+| 30 | PD5/UART2_TX | bidirectional | Port D5, UART2 transmit data output. |+| 31 | PD6/UART2_RX | bidirectional | Port D6, UART2 receive data input. |+| 32 | PD7/TLI[TIM1_CH4] | bidirectional | Port D7, top level interrupt input, remappable to Timer 1 channel 4 output. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | STMicroelectronics |+| Package | LQFP-32(7x7) |+| Category | Embedded Processors & Controllers |+| Pins | 32 |++## CAD (KiCad official)++- Symbol: `STM8S105K6T6CTR`+- Footprint: `Package_QFP:LQFP-32_7x7mm_P0.8mm`+- 3D model: LQFP-32(7x7) (KiCad packages3D, STEP)+- 3D model files: `stm8s105k6t6ctr-etched.step` / `stm8s105k6t6ctr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `stm8s105k6t6ctr.step` / `stm8s105k6t6ctr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [STMicroelectronics datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588858438667001856) (121 pp, sha256 `b1007bc27bb78327`, retrieved 2026-10-06, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/stm8s105k6t6ctr-datasheet.pdf)
page.jsonadded+302@@ -0,0 +1,302 @@+{+ "slug": "stm8s105k6t6ctr",+ "version": "0.1.0",+ "type": "component",+ "description": "STMicroelectronics Microcontrollers (MCU/MPU/SOC), LQFP-32(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "embedded processors & controllers",+ "stm8s105k6t6ctr",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "stm8s105k6t6ctr.kicad_sym",+ "stm8s105k6t6ctr.kicad_mod",+ "stm8s105k6t6ctr.glb",+ "stm8s105k6t6ctr.step",+ "stm8s105k6t6ctr.lbr",+ "docs/hero.png",+ "docs/stm8s105k6t6ctr-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "stm8s105k6t6ctr-hero.glb",+ "stm8s105k6t6ctr-hero.overlay.json"+ ],+ "component": {+ "mpn": "STM8S105K6T6CTR",+ "manufacturer": "STMicroelectronics",+ "package": "LQFP-32(7x7)",+ "pin_count": 32,+ "category": "Embedded Processors & Controllers",+ "subcategory": "Microcontrollers (MCU/MPU/SOC)",+ "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588858438667001856",+ "parts": {+ "symbol": "stm8s105k6t6ctr.kicad_sym",+ "footprint": "stm8s105k6t6ctr.kicad_mod",+ "model_3d": "stm8s105k6t6ctr-hero.glb",+ "model_3d_plain": "stm8s105k6t6ctr.glb",+ "model_3d_step": "stm8s105k6t6ctr-etched.step",+ "model_3d_step_plain": "stm8s105k6t6ctr.step",+ "lbr": "stm8s105k6t6ctr.lbr"+ },+ "distributor_links": {+ "lcsc": 116718,+ "digikey": "497-18856-2-ND",+ "mouser": "511-STM8S105K6T6CTR"+ },+ "distributor_check": {+ "checked_at": "2026-10-06T04:31:21Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "497-18856-2-ND",+ "status": "found",+ "lifecycle": "Active"+ },+ "mouser": {+ "pn": "511-STM8S105K6T6CTR",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "NRST",+ "type": "bidirectional",+ "description": "Reset input with internal pull-up, output capable in certain modes."+ },+ {+ "number": "2",+ "name": "PA1/OSC_IN",+ "type": "bidirectional",+ "description": "Port A1, external oscillator or clock input."+ },+ {+ "number": "3",+ "name": "PA2/OSC_OUT",+ "type": "bidirectional",+ "description": "Port A2, external oscillator output."+ },+ {+ "number": "4",+ "name": "VSS",+ "type": "power_in",+ "description": "Digital ground."+ },+ {+ "number": "5",+ "name": "VCAP",+ "type": "passive",+ "description": "Capacitor connection for internal 1.8 V regulator, 100 nF typical."+ },+ {+ "number": "6",+ "name": "VDD",+ "type": "power_in",+ "description": "Digital power supply, 2.95 to 5.5 V."+ },+ {+ "number": "7",+ "name": "VDDIO_1",+ "type": "power_in",+ "description": "I/O power supply."+ },+ {+ "number": "8",+ "name": "PF4/AIN12",+ "type": "bidirectional",+ "description": "Port F4, analog input 12, pull-up applied during reset, not selectable in ADC scan mode."+ },+ {+ "number": "9",+ "name": "VDDA",+ "type": "power_in",+ "description": "Analog power supply for ADC."+ },+ {+ "number": "10",+ "name": "VSSA",+ "type": "power_in",+ "description": "Analog ground reference."+ },+ {+ "number": "11",+ "name": "PB5/AIN5[I2C_SDA]",+ "type": "bidirectional",+ "description": "Port B5, analog input 5, remappable to I2C SDA."+ },+ {+ "number": "12",+ "name": "PB4/AIN4[I2C_SCL]",+ "type": "bidirectional",+ "description": "Port B4, analog input 4, remappable to I2C SCL."+ },+ {+ "number": "13",+ "name": "PB3/AIN3[TIM1_ETR]",+ "type": "bidirectional",+ "description": "Port B3, analog input 3, remappable to Timer 1 external trigger."+ },+ {+ "number": "14",+ "name": "PB2/AIN2[TIM1_CH3N]",+ "type": "bidirectional",+ "description": "Port B2, analog input 2, remappable to Timer 1 channel 3 complementary."+ },+ {+ "number": "15",+ "name": "PB1/AIN1[TIM1_CH2N]",+ "type": "bidirectional",+ "description": "Port B1, analog input 1, remappable to Timer 1 channel 2 complementary."+ },+ {+ "number": "16",+ "name": "PB0/AIN0[TIM1_CH1N]",+ "type": "bidirectional",+ "description": "Port B0, analog input 0, remappable to Timer 1 channel 1 complementary."+ },+ {+ "number": "17",+ "name": "PE5/SPI_NSS",+ "type": "bidirectional",+ "description": "Port E5, SPI slave select or master output."+ },+ {+ "number": "18",+ "name": "PC1/TIM1_CH1/UART2_CK",+ "type": "bidirectional",+ "description": "Port C1, Timer 1 channel 1 or UART2 synchronous clock output."+ },+ {+ "number": "19",+ "name": "PC2/TIM1_CH2",+ "type": "bidirectional",+ "description": "Port C2, Timer 1 channel 2 output."+ },+ {+ "number": "20",+ "name": "PC3/TIM1_CH3",+ "type": "bidirectional",+ "description": "Port C3, Timer 1 channel 3 output."+ },+ {+ "number": "21",+ "name": "PC4/TIM1_CH4",+ "type": "bidirectional",+ "description": "Port C4, Timer 1 channel 4 output."+ },+ {+ "number": "22",+ "name": "PC5/SPI_SCK",+ "type": "bidirectional",+ "description": "Port C5, SPI clock output."+ },+ {+ "number": "23",+ "name": "PC6/SPI_MOSI",+ "type": "bidirectional",+ "description": "Port C6, SPI master out slave in data output."+ },+ {+ "number": "24",+ "name": "PC7/SPI_MISO",+ "type": "bidirectional",+ "description": "Port C7, SPI master in slave out data input."+ },+ {+ "number": "25",+ "name": "PD0/TIM3_CH2[TIM1_BKIN][CLK_CCO]",+ "type": "bidirectional",+ "description": "Port D0, Timer 3 channel 2, remappable to Timer 1 break input or clock output."+ },+ {+ "number": "26",+ "name": "PD1/SWIM",+ "type": "bidirectional",+ "description": "Port D1, SWIM single wire debug interface, pull-up applied during and after reset."+ },+ {+ "number": "27",+ "name": "PD2/TIM3_CH1[TIM2_CH3]",+ "type": "bidirectional",+ "description": "Port D2, Timer 3 channel 1, remappable to Timer 2 channel 3."+ },+ {+ "number": "28",+ "name": "PD3/TIM2_CH2[ADC_ETR]",+ "type": "bidirectional",+ "description": "Port D3, Timer 2 channel 2, remappable to ADC external trigger."+ },+ {+ "number": "29",+ "name": "PD4/TIM2_CH1[BEEP]",+ "type": "bidirectional",+ "description": "Port D4, Timer 2 channel 1, remappable to beeper output."+ },+ {+ "number": "30",+ "name": "PD5/UART2_TX",+ "type": "bidirectional",+ "description": "Port D5, UART2 transmit data output."+ },+ {+ "number": "31",+ "name": "PD6/UART2_RX",+ "type": "bidirectional",+ "description": "Port D6, UART2 receive data input."+ },+ {+ "number": "32",+ "name": "PD7/TLI[TIM1_CH4]",+ "type": "bidirectional",+ "description": "Port D7, top level interrupt input, remappable to Timer 1 channel 4 output."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-haiku-4-5-20251001",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [],+ "pages_sent": 55,+ "cost_usd": 0.348,+ "at": "2026-10-06T04:31:03"+ },+ "datasheet": {+ "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588858438667001856",+ "pages": 121,+ "sha256": "b1007bc27bb78327",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 32,+ "described": 32,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}