component
STM8S103F2P6TR
Public Made by Adomby adom
STMicroelectronics Microcontrollers (MCU/MPU/SOC), TSSOP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
STM8S103F2P6TR
STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · TSSOP-20
STM8S103F2P6TR from STMicroelectronics, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | PD4 | bidirectional | Timer 2 channel 1 / BEEP output / UART1 clock; general-purpose I/O with high sink output capability (HS), output speed O3. |
| 2 | PD5 | bidirectional | UART1 transmit data output (AIN5) / analog input 5; general-purpose I/O with high sink capability (HS), output speed O3. |
| 3 | PD6 | bidirectional | UART1 receive data input (AIN6) / analog input 6; general-purpose I/O with high sink capability (HS), output speed O3. |
| 4 | NRST | input | External reset input pin; active low resets the device with internal weak pull-up resistor. |
| 5 | PA1 | input | Oscillator crystal input (OSCIN) or general-purpose I/O; operates at 1.8 to 5.5 V with output speed O1. |
| 6 | PA2 | output | Oscillator crystal output (OSCOUT) or general-purpose I/O; operates at 1.8 to 5.5 V with output speed O1. |
| 7 | VSS | power_in | Digital ground reference (0 V). |
| 8 | VCAP | passive | 1.8 V internal regulator power supply bypass capacitor; requires 1 µF to 10 µF ceramic capacitor. |
| 9 | VDD | power_in | Positive digital power supply pin; operating voltage range 2.95 to 5.5 V. |
| 10 | PA3 | bidirectional | Timer 2 channel 3 / SPI slave select (NSS) [AFR1 remapping]; general-purpose I/O with high sink capability (HS), output speed O3. |
| 11 | PB5 | bidirectional | I²C data line (I²C_SDA) with true open-drain output / Timer 1 break input (TIM1_BKIN) [AFR4 remapping]; output speed O1 with true open drain. |
| 12 | PB4 | bidirectional | I²C clock line (I²C_SCL) with true open-drain output / ADC external trigger (ADC_ETR) [AFR4 remapping]; output speed O1 with true open drain. |
| 13 | PC3 | bidirectional | Timer 1 channel 3 output / top-level interrupt (TLI) [AFR3 remapping] / Timer 1 channel 1N complementary output [AFR7 remapping]; general-purpose I/O with high sink capability (HS), output speed O3. |
| 14 | PC4 | bidirectional | Timer 1 channel 4 output / configurable clock output (CLK_CCO) / analog input 2 (AIN2) / Timer 1 channel 2N complementary output [AFR7 remapping]; general-purpose I/O with high sink capability (HS), output speed O3. |
| 15 | PC5 | bidirectional | SPI clock (SPI_SCK) / Timer 2 channel 1 output [AFR0 remapping]; general-purpose I/O with high sink capability (HS), output speed O3. |
| 16 | PC6 | bidirectional | SPI master-out/slave-in (SPI_MOSI) / Timer 1 channel 1 output [AFR0 remapping]; general-purpose I/O with high sink capability (HS), output speed O3. |
| 17 | PC7 | bidirectional | SPI master-in/slave-out (SPI_MISO) / Timer 1 channel 2 output [AFR0 remapping]; general-purpose I/O with high sink capability (HS), output speed O3. |
| 18 | PD1 | bidirectional | SWIM (single-wire interface module) data interface for on-chip debugging and programming; weak pull-up during reset phase; general-purpose I/O with high sink capability (HS), output speed O4. |
| 19 | PD2 | bidirectional | Analog input 3 (AIN3) / Timer 2 channel 3 output [AFR1 remapping]; general-purpose I/O with high sink capability (HS), output speed O3. |
| 20 | PD3 | bidirectional | Analog input 4 (AIN4) / Timer 2 channel 2 output / ADC external trigger input (ADC_ETR); general-purpose I/O with high sink capability (HS), output speed O3. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | TSSOP-20 |
| Category | Embedded Processors & Controllers |
| Pins | 20 |
CAD (KiCad official)
- Symbol:
STM8S103F2P6TR - Footprint:
Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm - 3D model: TSSOP-20 (KiCad packages3D, STEP)
- 3D model files:
stm8s103f2p6tr-etched.step/stm8s103f2p6tr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);stm8s103f2p6tr.step/stm8s103f2p6tr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (113 pp, sha256
9f8cfb286f831178, retrieved 2026-10-07, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# STM8S103F2P6TR
**STMicroelectronics** · Microcontrollers (MCU/MPU/SOC) · TSSOP-20
STM8S103F2P6TR from STMicroelectronics, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | PD4 | bidirectional | Timer 2 channel 1 / BEEP output / UART1 clock; general-purpose I/O with high sink output capability (HS), output speed O3. |
| 2 | PD5 | bidirectional | UART1 transmit data output (AIN5) / analog input 5; general-purpose I/O with high sink capability (HS), output speed O3. |
| 3 | PD6 | bidirectional | UART1 receive data input (AIN6) / analog input 6; general-purpose I/O with high sink capability (HS), output speed O3. |
| 4 | NRST | input | External reset input pin; active low resets the device with internal weak pull-up resistor. |
| 5 | PA1 | input | Oscillator crystal input (OSCIN) or general-purpose I/O; operates at 1.8 to 5.5 V with output speed O1. |
| 6 | PA2 | output | Oscillator crystal output (OSCOUT) or general-purpose I/O; operates at 1.8 to 5.5 V with output speed O1. |
| 7 | VSS | power_in | Digital ground reference (0 V). |
| 8 | VCAP | passive | 1.8 V internal regulator power supply bypass capacitor; requires 1 µF to 10 µF ceramic capacitor. |
| 9 | VDD | power_in | Positive digital power supply pin; operating voltage range 2.95 to 5.5 V. |
| 10 | PA3 | bidirectional | Timer 2 channel 3 / SPI slave select (NSS) [AFR1 remapping]; general-purpose I/O with high sink capability (HS), output speed O3. |
| 11 | PB5 | bidirectional | I²C data line (I²C_SDA) with true open-drain output / Timer 1 break input (TIM1_BKIN) [AFR4 remapping]; output speed O1 with true open drain. |
| 12 | PB4 | bidirectional | I²C clock line (I²C_SCL) with true open-drain output / ADC external trigger (ADC_ETR) [AFR4 remapping]; output speed O1 with true open drain. |
| 13 | PC3 | bidirectional | Timer 1 channel 3 output / top-level interrupt (TLI) [AFR3 remapping] / Timer 1 channel 1N complementary output [AFR7 remapping]; general-purpose I/O with high sink capability (HS), output speed O3. |
| 14 | PC4 | bidirectional | Timer 1 channel 4 output / configurable clock output (CLK_CCO) / analog input 2 (AIN2) / Timer 1 channel 2N complementary output [AFR7 remapping]; general-purpose I/O with high sink capability (HS), output speed O3. |
| 15 | PC5 | bidirectional | SPI clock (SPI_SCK) / Timer 2 channel 1 output [AFR0 remapping]; general-purpose I/O with high sink capability (HS), output speed O3. |
| 16 | PC6 | bidirectional | SPI master-out/slave-in (SPI_MOSI) / Timer 1 channel 1 output [AFR0 remapping]; general-purpose I/O with high sink capability (HS), output speed O3. |
| 17 | PC7 | bidirectional | SPI master-in/slave-out (SPI_MISO) / Timer 1 channel 2 output [AFR0 remapping]; general-purpose I/O with high sink capability (HS), output speed O3. |
| 18 | PD1 | bidirectional | SWIM (single-wire interface module) data interface for on-chip debugging and programming; weak pull-up during reset phase; general-purpose I/O with high sink capability (HS), output speed O4. |
| 19 | PD2 | bidirectional | Analog input 3 (AIN3) / Timer 2 channel 3 output [AFR1 remapping]; general-purpose I/O with high sink capability (HS), output speed O3. |
| 20 | PD3 | bidirectional | Analog input 4 (AIN4) / Timer 2 channel 2 output / ADC external trigger input (ADC_ETR); general-purpose I/O with high sink capability (HS), output speed O3. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | TSSOP-20 |
| Category | Embedded Processors & Controllers |
| Pins | 20 |
## CAD (KiCad official)
- Symbol: `STM8S103F2P6TR`
- Footprint: `Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm`
- 3D model: TSSOP-20 (KiCad packages3D, STEP)
- 3D model files: `stm8s103f2p6tr-etched.step` / `stm8s103f2p6tr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `stm8s103f2p6tr.step` / `stm8s103f2p6tr.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [STMicroelectronics datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588881492290514944) (113 pp, sha256 `9f8cfb286f831178`, retrieved 2026-10-07, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/stm8s103f2p6tr-datasheet.pdf)