Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

STM8L152C6T6

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-48(7x7)

STM8L152C6T6 from STMicroelectronics, in a LQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PA0/SWIM/BEEP/IR_TIM bidirectional Port A0 (input pull-up in and after reset) with alternate functions [USART1_CK], SWIM input/output, Beep output and Infrared Timer output; high sink LED driver capability.
2 NRST/PA1 bidirectional Reset input with pull-up at power-up, usable only as general purpose output (PA1) when configured as such.
3 PA2/OSC_IN bidirectional Port A2 with HSE oscillator input and remappable [USART1_TX]/[SPI1_MISO]; high sink/source.
4 PA3/OSC_OUT bidirectional Port A3 with HSE oscillator output and remappable [USART1_RX]/[SPI1_MOSI]; high sink/source.
5 PA4/TIM2_BKIN/LCD_COM0/ADC1_IN2/COMP1_INP bidirectional Port A4 (3.6 V tolerant) with Timer 2 break input, LCD COM0, ADC1 input 2 and Comparator 1 positive input.
6 PA5/TIM3_BKIN/LCD_COM1/ADC1_IN1/COMP1_INP bidirectional Port A5 (3.6 V tolerant) with Timer 3 break input, LCD COM1, ADC1 input 1 and Comparator 1 positive input.
7 PA6/[ADC1_TRIG]/LCD_COM2/ADC1_IN0/COMP1_INP bidirectional Port A6 (3.6 V tolerant) with [ADC1 trigger], LCD COM2, ADC1 input 0 and Comparator 1 positive input.
8 PA7/LCD_SEG0 bidirectional Port A7 (5 V tolerant) with LCD segment 0.
9 VSS1/VSSA/VREF- power_in I/O ground, analog ground voltage and ADC1 negative voltage reference.
10 VDD1 power_in Digital power supply.
11 VDDA power_in Analog supply voltage.
12 VREF+ power_in ADC1 and DAC positive voltage reference.
13 VLCD passive LCD booster external capacitor connection (STM8L152xx).
14 PE0/LCD_SEG1 bidirectional Port E0 (5 V tolerant) with LCD segment 1.
15 PE1/TIM1_CH2N/LCD_SEG2 bidirectional Port E1 with Timer 1 inverted channel 2 and LCD segment 2.
16 PE2/TIM1_CH3N/LCD_SEG3 bidirectional Port E2 with Timer 1 inverted channel 3 and LCD segment 3.
17 PE3/LCD_SEG4 bidirectional Port E3 with LCD segment 4.
18 PE4/LCD_SEG5 bidirectional Port E4 with LCD segment 5.
19 PE5/LCD_SEG6/ADC1_IN23/COMP2_INP/COMP1_INP bidirectional Port E5 with LCD segment 6, ADC1 input 23 and Comparator 2/1 positive inputs.
20 PD0/TIM3_CH2/[ADC1_TRIG]/LCD_SEG7/ADC1_IN22/COMP2_INP/COMP1_INP bidirectional Port D0 with Timer 3 channel 2, [ADC1 trigger], LCD segment 7, ADC1 input 22 and Comparator 2/1 positive inputs.
21 PD1/TIM3_ETR/LCD_COM3/ADC1_IN21/COMP2_INP/COMP1_INP bidirectional Port D1 with Timer 3 external trigger, LCD COM3, ADC1 input 21 and Comparator 2/1 positive inputs.
22 PD2/TIM1_CH1/LCD_SEG8/ADC1_IN20/COMP1_INP bidirectional Port D2 with Timer 1 channel 1, LCD segment 8, ADC1 input 20 and Comparator 1 positive input.
23 PD3/TIM1_ETR/LCD_SEG9/ADC1_IN19/COMP1_INP bidirectional Port D3 with Timer 1 external trigger, LCD segment 9, ADC1 input 19 and Comparator 1 positive input.
24 PB0/TIM2_CH1/LCD_SEG10/ADC1_IN18/COMP1_INP bidirectional Port B0 with pull-up during reset then input floating, Timer 2 channel 1, LCD segment 10, ADC1_IN18 and Comparator 1 positive input.
25 PB1/TIM3_CH1/LCD_SEG11/ADC1_IN17/COMP1_INP bidirectional Port B1 with Timer 3 channel 1, LCD segment 11, ADC1_IN17 and Comparator 1 positive input.
26 PB2/TIM2_CH2/LCD_SEG12/ADC1_IN16/COMP1_INP bidirectional Port B2 with Timer 2 channel 2, LCD segment 12, ADC1_IN16 and Comparator 1 positive input.
27 PB3/TIM2_ETR/LCD_SEG13/ADC1_IN15/COMP1_INP bidirectional Port B3 with Timer 2 external trigger, LCD segment 13, ADC1_IN15 and Comparator 1 positive input.
28 PB4/[SPI1_NSS]/LCD_SEG14/ADC1_IN14/COMP1_INP bidirectional Port B4 with pull-up during reset then input floating, [SPI1 master/slave select], LCD segment 14, ADC1_IN14 and Comparator 1 positive input.
29 PB5/[SPI1_SCK]/LCD_SEG15/ADC1_IN13/COMP1_INP bidirectional Port B5 with [SPI1 clock], LCD segment 15, ADC1_IN13 and Comparator 1 positive input.
30 PB6/[SPI1_MOSI]/LCD_SEG16/ADC1_IN12/COMP1_INP bidirectional Port B6 with [SPI1 master out/slave in], LCD segment 16, ADC1_IN12 and Comparator 1 positive input.
31 PB7/[SPI1_MISO]/LCD_SEG17/ADC1_IN11/COMP1_INP bidirectional Port B7 with [SPI1 master in/slave out], LCD segment 17, ADC1_IN11 and Comparator 1 positive input.
32 PF0/ADC1_IN24/DAC_OUT bidirectional Port F0 with ADC1_IN24 and DAC_OUT.
33 PD4/TIM1_CH2/LCD_SEG18/ADC1_IN10/COMP1_INP bidirectional Port D4 with Timer 1 channel 2, LCD segment 18, ADC1_IN10 and Comparator 1 positive input.
34 PD5/TIM1_CH3/LCD_SEG19/ADC1_IN9/COMP1_INP bidirectional Port D5 with Timer 1 channel 3, LCD segment 19, ADC1_IN9 and Comparator 1 positive input.
35 PD6/TIM1_BKIN/LCD_SEG20/ADC1_IN8/RTC_CALIB/VREFINT/COMP1_INP bidirectional Port D6 with Timer 1 break input, LCD segment 20, ADC1_IN8, RTC calibration, internal voltage reference output and Comparator 1 positive input.
36 PD7/TIM1_CH1N/LCD_SEG21/ADC1_IN7/RTC_ALARM/VREFINT/COMP1_INP bidirectional Port D7 with Timer 1 inverted channel 1, LCD segment 21, ADC1_IN7, RTC alarm, internal voltage reference output and Comparator 1 positive input.
37 PC0/I2C1_SDA bidirectional Port C0 (5 V tolerant, true open drain) with I2C1 data.
38 PC1/I2C1_SCL bidirectional Port C1 (5 V tolerant, true open drain) with I2C1 clock.
39 VDD2 power_in IOs supply voltage.
40 VSS2 power_in IOs ground voltage.
41 PC2/USART1_RX/LCD_SEG22/ADC1_IN6/COMP1_INP/VREFINT bidirectional Port C2 with USART1 receive, LCD segment 22, ADC1_IN6, Comparator 1 positive input and internal voltage reference output.
42 PC3/USART1_TX/LCD_SEG23/ADC1_IN5/COMP1_INP/COMP2_INM bidirectional Port C3 with USART1 transmit, LCD segment 23, ADC1_IN5, Comparator 1 positive input and Comparator 2 negative input.
43 PC4/USART1_CK/I2C1_SMB/CCO/LCD_SEG24/ADC1_IN4/COMP2_INM/COMP1_INP bidirectional Port C4 with USART1 clock, I2C1_SMB, configurable clock output, LCD segment 24, ADC1_IN4 and Comparator 2 negative/Comparator 1 positive inputs.
44 PC5/OSC32_IN/[SPI1_NSS]/[USART1_TX] bidirectional Port C5 with LSE oscillator input and remappable [SPI1 master/slave select]/[USART1 transmit].
45 PC6/OSC32_OUT/[SPI1_SCK]/[USART1_RX] bidirectional Port C6 with LSE oscillator output and remappable [SPI1 clock]/[USART1 receive].
46 PC7/LCD_SEG25/ADC1_IN3/COMP2_INM/COMP1_INP bidirectional Port C7 with LCD segment 25, ADC1_IN3, Comparator 2 negative input and Comparator 1 positive input.
47 PE6/LCD_SEG26/PVD_IN bidirectional Port E6 with LCD segment 26 and PVD_IN.
48 PE7/LCD_SEG27 bidirectional Port E7 with LCD segment 27.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-48(7x7)
Category Embedded Processors & Controllers
Pins 48

CAD (KiCad official)

  • Symbol: STM8L152C6T6
  • Footprint: Package_QFP:LQFP-48_7x7mm_P0.5mm
  • 3D model: LQFP-48(7x7) (KiCad packages3D, STEP)
  • 3D model files: stm8l152c6t6-etched.step / stm8l152c6t6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm8l152c6t6.step / stm8l152c6t6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (129 pp, sha256 bdb8147fe7e55153, retrieved 2026-09-29, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF