main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2h ago
viewers stm8l151k6u6: viewers · Ray 2h ago
package.json Publish 0.1.0 · Ray 2h ago
page.json Set visibility: public · Ray 2h ago
README.md Publish 0.1.0 · Ray 2h ago
stm8l151k6u6-etched.glb Publish 0.1.0 · Ray 2h ago
stm8l151k6u6-etched.step stm8l151k6u6: factory component page (tier=mfr) · Ray 2h ago
stm8l151k6u6-hero.glb stm8l151k6u6: hero GLB from the etched model (keeps the MPN mark) · Ray 2h ago
stm8l151k6u6-hero.overlay.json Publish 0.1.0 · Ray 2h ago
stm8l151k6u6.glb Publish 0.1.0 · Ray 2h ago
stm8l151k6u6.kicad_mod Publish 0.1.0 · Ray 2h ago
stm8l151k6u6.kicad_sym Publish 0.1.0 · Ray 2h ago
stm8l151k6u6.lbr Publish 0.1.0 · Ray 2h ago
stm8l151k6u6.step Publish 0.1.0 · Ray 2h ago
verification.json Verified: Published by the parts factory: tier mfr, 33 pins · Ray 2h ago

STM8L151K6U6

STMicroelectronics · Microcontroller Units (MCUs/MPUs/SOCs) · UFQFPN-32(5x5)

STM8L151K6U6 from STMicroelectronics, in a UFQFPN-32(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NRST/PA1 input Reset input with pull-up at power-up; to be used as general purpose pin PA1 it can only be configured as output open-drain or push-pull, not as a general purpose input.
2 PA2/OSC_IN/USART1_TX/SPI1_MISO bidirectional Port A2 high-sink I/O that also serves as HSE oscillator input, USART1 transmit and SPI1 master-in/slave-out.
3 PA3/OSC_OUT/USART1_RX/SPI1_MOSI bidirectional Port A3 high-sink I/O that also serves as HSE oscillator output, USART1 receive and SPI1 master-out/slave-in.
4 PA4/TIM2_BKIN/ADC1_IN2/COMP1_INP bidirectional Port A4 3.6 V tolerant high-sink I/O that also serves as Timer 2 break input, ADC1 input 2 and comparator 1 positive input.
5 PA5/TIM3_BKIN/ADC1_IN1/COMP1_INP bidirectional Port A5 3.6 V tolerant high-sink I/O that also serves as Timer 3 break input, ADC1 input 1 and comparator 1 positive input.
6 PA6/ADC1_TRIG/ADC1_IN0/COMP1_INP bidirectional Port A6 3.6 V tolerant high-sink I/O that also serves as ADC1 trigger (remap option), ADC1 input 0 and comparator 1 positive input.
7 VSS1/VSSA/VREF- power_in I/O ground, analog ground voltage and ADC1 negative voltage reference.
8 VDD1/VDDA/VREF+ power_in Digital power supply, analog supply voltage and ADC1 positive voltage reference, operating from 1.8 V to 3.6 V.
9 PD0/TIM3_CH2/ADC1_IN22/COMP2_INP/COMP1_INP bidirectional Port D0 3.6 V tolerant high-sink I/O that also serves as Timer 3 channel 2, ADC1 input 22, comparator 2 positive input and comparator 1 positive input.
10 PD1/TIM1_CH3N/LCD_COM3/ADC1_IN21/COMP2_INP/COMP1_INP bidirectional Port D1 3.6 V tolerant high-sink I/O that also serves as TIM1 inverted channel 3, ADC1 input 21, comparator 2 positive input and comparator 1 positive input.
11 PD2/TIM1_CH1/ADC1_IN20/COMP1_INP bidirectional Port D2 3.6 V tolerant high-sink I/O that also serves as Timer 1 channel 1, ADC1 input 20 and comparator 1 positive input.
12 PD3/TIM1_ETR/ADC1_IN19/COMP1_INP bidirectional Port D3 3.6 V tolerant high-sink I/O that also serves as Timer 1 external trigger, ADC1 input 19 and comparator 1 positive input.
13 PB0/TIM2_CH1/ADC1_IN18/COMP1_INP bidirectional Port B0 3.6 V tolerant high-sink I/O with pull-up applied during reset phase, also serving as Timer 2 channel 1, ADC1 input 18 and comparator 1 positive input.
14 PB1/TIM3_CH1/ADC1_IN17/COMP1_INP bidirectional Port B1 3.6 V tolerant high-sink I/O that also serves as Timer 3 channel 1, ADC1 input 17 and comparator 1 positive input.
15 PB2/TIM2_CH2/ADC1_IN16/COMP1_INP bidirectional Port B2 3.6 V tolerant high-sink I/O that also serves as Timer 2 channel 2, ADC1 input 16 and comparator 1 positive input.
16 PB3/TIM1_CH2N/ADC1_IN15/COMP1_INP bidirectional Port B3 3.6 V tolerant high-sink I/O that also serves as Timer 1 inverted channel 2, ADC1 input 15 and comparator 1 positive input.
17 PB4/SPI1_NSS/ADC1_IN14/DAC_OUT/COMP1_INP bidirectional Port B4 3.6 V tolerant high-sink I/O with pull-up applied during reset phase, also serving as SPI1 master/slave select, ADC1 input 14, DAC output and comparator 1 positive input.
18 PB5/SPI1_SCK/ADC1_IN13/DAC_OUT/COMP1_INP bidirectional Port B5 3.6 V tolerant high-sink I/O that also serves as SPI1 clock, ADC1 input 13, DAC output and comparator 1 positive input.
19 PB6/SPI1_MOSI/ADC1_IN12/DAC_OUT/COMP1_INP bidirectional Port B6 3.6 V tolerant high-sink I/O that also serves as SPI1 master-out/slave-in, ADC1 input 12, DAC output and comparator 1 positive input.
20 PB7/SPI1_MISO/ADC1_IN11/COMP1_INP bidirectional Port B7 3.6 V tolerant high-sink I/O that also serves as SPI1 master-in/slave-out, ADC1 input 11 and comparator 1 positive input.
21 PD4/TIM1_CH2/ADC1_IN10/COMP1_INP bidirectional Port D4 3.6 V tolerant high-sink I/O that also serves as Timer 1 channel 2, ADC1 input 10 and comparator 1 positive input.
22 PD5/TIM1_CH3/ADC1_IN9/COMP1_INP bidirectional Port D5 3.6 V tolerant high-sink I/O that also serves as Timer 1 channel 3, ADC1 input 9 and comparator 1 positive input.
23 PD6/TIM1_BKIN/ADC1_IN8/RTC_CALIB/COMP1_INP bidirectional Port D6 3.6 V tolerant high-sink I/O that also serves as Timer 1 break input, ADC1 input 8, RTC calibration, internal voltage reference output and comparator 1 positive input.
24 PD7/TIM1_CH1N/ADC1_IN7/RTC_ALARM/COMP1_INP bidirectional Port D7 3.6 V tolerant high-sink I/O that also serves as Timer 1 inverted channel 1, ADC1 input 7, RTC alarm, internal voltage reference output and comparator 1 positive input.
25 PC0/I2C1_SDA bidirectional Port C0 5 V tolerant I/O with open-drain behaviour that also serves as I2C1 data.
26 PC1/I2C1_SCL bidirectional Port C1 5 V tolerant I/O with open-drain behaviour that also serves as I2C1 clock.
27 PC2/USART1_RX/ADC1_IN6/COMP1_INP/VREFINT bidirectional Port C2 3.6 V tolerant high-sink I/O that also serves as USART1 receive, ADC1 input 6, comparator 1 positive input and internal voltage reference output.
28 PC3/USART1_TX/ADC1_IN5/COMP1_INP/COMP2_INM bidirectional Port C3 3.6 V tolerant high-sink I/O that also serves as USART1 transmit, ADC1 input 5, comparator 1 positive input and comparator 2 negative input.
29 PC4/USART1_CK/I2C1_SMB/CCO/ADC1_IN4/COMP2_INM/COMP1_INP bidirectional Port C4 3.6 V tolerant high-sink I/O that also serves as USART1 synchronous clock, I2C1_SMB, configurable clock output, ADC1 input 4, comparator 2 negative input and comparator 1 positive input.
30 PC5/OSC32_IN/SPI1_NSS/USART1_TX bidirectional Port C5 3.6 V tolerant high-sink I/O that also serves as LSE oscillator input, SPI1 master/slave select and USART1 transmit (remap option).
31 PC6/OSC32_OUT/SPI1_SCK/USART1_RX bidirectional Port C6 3.6 V tolerant high-sink I/O that also serves as LSE oscillator output, SPI1 clock and USART1 receive (remap option).
32 PA0/USART1_CK/SWIM/BEEP/IR_TIM bidirectional Port A0 high-sink I/O with input pull-up during reset and after reset release, also serving as USART1 synchronous clock, SWIM input/output, beep output and infrared timer output, with high sink LED driver capability.
33 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package UFQFPN-32(5x5)
Category Single Chip Microcomputer/Microcontroller
Pins 33

CAD (KiCad official)

  • Symbol: STM8L151K6U6
  • Footprint: Package_DFN_QFN:UFQFPN-32-1EP_5x5mm_P0.5mm_EP3.5x3.5mm
  • 3D model: UFQFPN-32(5x5) (KiCad packages3D, STEP)
  • 3D model files: stm8l151k6u6-etched.step / stm8l151k6u6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm8l151k6u6.step / stm8l151k6u6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (142 pp, sha256 6c51d6b741c9d74e, retrieved 2026-11-05, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF