component

STM8L101F3U6TR

Public Made by Adom

by adom

STMicroelectronics Microcontrollers (MCU/MPU/SOC), UFQFPN-20(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentembedded processors & controllersstm8l101f3u6trfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs stm8l101f3u6tr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
viewers stm8l101f3u6tr: viewers · Ray 9d ago
package.json Publish 0.1.0 · Ray 9d ago
page.json Set visibility: public · Ray 9d ago
README.md Initial commit: component/stm8l101f3u6tr · Ray 9d ago
stm8l101f3u6tr-etched.fit.json stm8l101f3u6tr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
stm8l101f3u6tr-etched.glb stm8l101f3u6tr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
stm8l101f3u6tr-etched.step stm8l101f3u6tr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
stm8l101f3u6tr.glb Publish 0.1.0 · Ray 9d ago
stm8l101f3u6tr.kicad_mod Publish 0.1.0 · Ray 9d ago
stm8l101f3u6tr.kicad_sym Publish 0.1.0 · Ray 9d ago
stm8l101f3u6tr.lbr Publish 0.1.0 · Ray 9d ago
stm8l101f3u6tr.step Publish 0.1.0 · Ray 9d ago

STM8L101F3U6TR

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · UFQFPN-20(3x3)

STM8L101F3U6TR from STMicroelectronics, in a UFQFPN-20(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NRST/PA1 bidirectional Reset input with internal pull-up (30-60 kΩ); pulses ≤50 ns filtered; after reset release can be reconfigured as PA1 push-pull output only (open-drain and input modes are not available per RM0013).
2 PA2 bidirectional General-purpose bidirectional I/O on Port A2 with programmable weak pull-up (30-60 kΩ), 20 mA high sink/source capability, and external-interrupt capability.
3 PA3 bidirectional General-purpose bidirectional I/O on Port A3 with programmable weak pull-up (30-60 kΩ), 20 mA high sink/source capability, and external-interrupt capability.
4 VSS power_in Ground reference for all internal and I/O circuitry; maximum total sink current 80 mA.
5 VDD power_in Main power supply, 1.65 V to 3.6 V operating range; maximum total source current 80 mA.
6 PD0/TIM3_CH2/COMP1_CH3 bidirectional General-purpose bidirectional I/O on Port D0 with 20 mA high sink/source capability; alternate functions: Timer 3 channel 2 (output compare/PWM) and Comparator 1 analog input channel 3.
7 PB0/TIM2_CH1/COMP1_CH1 bidirectional General-purpose bidirectional I/O on Port B0 (pull-up active during reset phase, input floating after reset release) with 20 mA high sink/source; alternate functions: Timer 2 channel 1 and Comparator 1 analog input channel 1.
8 PB1/TIM3_CH1/COMP1_CH2 bidirectional General-purpose bidirectional I/O on Port B1 with 20 mA high sink/source capability; alternate functions: Timer 3 channel 1 and Comparator 1 analog input channel 2.
9 PB2/TIM2_CH2/COMP2_CH1 bidirectional General-purpose bidirectional I/O on Port B2 with 20 mA high sink/source capability; alternate functions: Timer 2 channel 2 and Comparator 2 analog input channel 1.
10 PB3/TIM2_ETR/COMP2_CH2 bidirectional General-purpose bidirectional I/O on Port B3 with 20 mA high sink/source capability; alternate functions: Timer 2 external trigger input and Comparator 2 analog input channel 2.
11 PB4/SPI_NSS bidirectional General-purpose bidirectional I/O on Port B4 (pull-up active during reset phase, input floating after reset release) with 20 mA high sink/source; alternate function: SPI master/slave select.
12 PB5/SPI_SCK bidirectional General-purpose bidirectional I/O on Port B5 with 20 mA high sink/source; alternate function: SPI clock up to 8 MHz in master or slave mode.
13 PB6/SPI_MOSI bidirectional General-purpose bidirectional I/O on Port B6 with 20 mA high sink/source; alternate function: SPI master-out/slave-in data line.
14 PB7/SPI_MISO bidirectional General-purpose bidirectional I/O on Port B7 with 20 mA high sink/source; alternate function: SPI master-in/slave-out data line.
15 PC0/I2C_SDA bidirectional General-purpose bidirectional I/O on Port C0 with true open-drain output only (no P-buffer, no weak pull-up, no protection diode to VDD); alternate function: I2C SDA supporting standard (100 kHz) and fast (400 kHz) modes.
16 PC1/I2C_SCL bidirectional General-purpose bidirectional I/O on Port C1 with true open-drain output only (no P-buffer, no weak pull-up, no protection diode to VDD); alternate function: I2C SCL supporting standard (100 kHz) and fast (400 kHz) modes.
17 PC2/USART_RX bidirectional General-purpose bidirectional I/O on Port C2 with 20 mA high sink/source; alternate function: USART receive with fractional baud rate generator.
18 PC3/USART_TX bidirectional General-purpose bidirectional I/O on Port C3 with 20 mA high sink/source; alternate function: USART transmit with fractional baud rate generator.
19 PC4/USART_CK/CCO bidirectional General-purpose bidirectional I/O on Port C4 with 20 mA high sink/source; alternate functions: USART synchronous clock output and configurable clock output (CCO).
20 PA0/SWIM/BEEP/IR_TIM bidirectional Port A0 held in input pull-up during reset and after reset release; provides SWIM single-wire debug interface, beeper output (1/2/4 kHz), and infrared timer output with high-sink LED driver capability (VOL ≤ 0.9 V at IIO = 20 mA, VDD = 2.0 V).

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package UFQFPN-20(3x3)
Category Embedded Processors & Controllers
Pins 20

CAD (KiCad official)

  • Symbol: STM8L101F3U6TR
  • Footprint: Package_DFN_QFN:ST_UFQFPN-20_3x3mm_P0.5mm
  • 3D model: UFQFPN-20(3x3) (KiCad packages3D, STEP)
  • 3D model files: stm8l101f3u6tr-etched.step / stm8l101f3u6tr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm8l101f3u6tr.step / stm8l101f3u6tr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (88 pp, sha256 c8e0b0d1f3c75a46, retrieved 2026-09-26, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF