component
STM8L101F3U6ATR
Public Made by Adomby adom
STMicroelectronics Microcontrollers (MCU/MPU/SOC), UFQFPN-20(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownSTM8L101F3U6ATR
STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · UFQFPN-20(3x3)
STM8L101F3U6ATR from STMicroelectronics, in a UFQFPN-20(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | NRST/PA1 | bidirectional | Reset input with pull-up at power-up; as general-purpose PA1 it can only be configured as push-pull output, not as open-drain output or general-purpose input. |
| 2 | PA2 | bidirectional | Port A2 general-purpose I/O with floating or weak pull-up input, external interrupt, 20 mA high sink/source (HS) capability, and open-drain or push-pull output. |
| 3 | PA6/COMP_REF | bidirectional | Port A6 general-purpose I/O with 20 mA high sink/source capability, which on this variant is also the comparator external reference input COMP_REF. |
| 4 | VSS | power_in | Ground supply pin. |
| 5 | VDD | power_in | Power supply pin; the device operating supply range is 1.65 V to 3.6 V. |
| 6 | PD0/TIM3_CH2/COMP1_CH3 | bidirectional | Port D0 high sink/source (20 mA) I/O with alternate functions Timer 3 channel 2 and Comparator 1 channel 3. |
| 7 | PB0/TIM2_CH1/COMP1_CH1 | bidirectional | Port B0 high sink/source (20 mA) I/O with alternate functions Timer 2 channel 1 and Comparator 1 channel 1; a pull-up is applied during reset and the pin is floating after reset release. |
| 8 | PB1/TIM3_CH1/COMP1_CH2 | bidirectional | Port B1 high sink/source (20 mA) I/O with alternate functions Timer 3 channel 1 and Comparator 1 channel 2. |
| 9 | PB2/TIM2_CH2/COMP2_CH1 | bidirectional | Port B2 high sink/source (20 mA) I/O with alternate functions Timer 2 channel 2 and Comparator 2 channel 1. |
| 10 | PB3/TIM2_ETR/COMP2_CH2 | bidirectional | Port B3 high sink/source (20 mA) I/O with alternate functions Timer 2 trigger input (ETR) and Comparator 2 channel 2. |
| 11 | PB4/SPI_NSS | bidirectional | Port B4 high sink/source (20 mA) I/O with SPI master/slave select (NSS) alternate function; a pull-up is applied during reset and the pin is floating after reset release. |
| 12 | PB5/SPI_SCK | bidirectional | Port B5 high sink/source (20 mA) I/O with SPI clock (SCK) alternate function. |
| 13 | PB6/SPI_MOSI | bidirectional | Port B6 high sink/source (20 mA) I/O with SPI master out / slave in (MOSI) alternate function. |
| 14 | PB7/SPI_MISO | bidirectional | Port B7 high sink/source (20 mA) I/O with SPI master in / slave out (MISO) alternate function. |
| 15 | PC0/I2C_SDA | bidirectional | Port C0 true open-drain I/O carrying the I2C data line (I2C_SDA); no weak pull-up and no protection diode to VDD are implemented. |
| 16 | PC1/I2C_SCL | bidirectional | Port C1 true open-drain I/O carrying the I2C clock line (I2C_SCL); no weak pull-up and no protection diode to VDD are implemented. |
| 17 | PC2/USART_RX | bidirectional | Port C2 high sink/source (20 mA) I/O with USART receive (USART_RX) alternate function. |
| 18 | PC3/USART_TX | bidirectional | Port C3 high sink/source (20 mA) I/O with USART transmit (USART_TX) alternate function. |
| 19 | PC4/USART_CK/CCO | bidirectional | Port C4 high sink/source (20 mA) I/O with USART synchronous clock (USART_CK) and configurable clock output (CCO) alternate functions. |
| 20 | PA0/SWIM/BEEP/IR_TIM | bidirectional | Port A0 I/O with 20 mA high sink/source capability and LED driver capability, in input pull-up during reset and after reset release; alternate functions SWIM input/output, BEEP output and IR_TIM infrared output. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | UFQFPN-20(3x3) |
| Category | Embedded Processors & Controllers |
| Pins | 20 |
CAD (KiCad official)
- Symbol:
STM8L101F3U6ATR - Footprint:
Package_DFN_QFN:ST_UFQFPN-20_3x3mm_P0.5mm - 3D model: UFQFPN-20(3x3) (KiCad packages3D, STEP)
- 3D model files:
stm8l101f3u6atr-etched.step/stm8l101f3u6atr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);stm8l101f3u6atr.step/stm8l101f3u6atr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (88 pp, sha256
c8e0b0d1f3c75a46, retrieved 2026-10-09, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).