component
STM8L050J3M3TR
Public Made by Adomby adom
STMicroelectronics Microcontrollers (MCU/MPU/SOC), SOP-8-150mil. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownSTM8L050J3M3TR
STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · SOP-8-150mil
STM8L050J3M3TR from STMicroelectronics, in a SOP-8-150mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | PA0/PA2/PC6 | bidirectional | Multi-function I/O port with PA0 as SWIM debug input/output, USART synchronous clock, beeper output, or IR timer output; PA2 as HSE oscillator input, USART transmit, or SPI MISO; PC6 as LSE oscillator output, SPI clock, USART receive, or Timer2 channel 2; operating voltage 1.8-3.6 V. |
| 2 | PA3 | bidirectional | I/O port PA3 functioning as HSE oscillator output or alternate USART receive and SPI master-out slave-in; operating voltage 1.8-3.6 V with high sink capability. |
| 3 | VSS | power_in | Ground voltage supply; VSS1, VSSA, and VREF- (ADC negative reference) connected; external ground must be connected to external power supply for core, I/O, and analog circuits. |
| 4 | VDD | power_in | Positive supply voltage 1.8-3.6 V for core and peripherals; VDDA and VREF+ (ADC positive reference) internally bonded; must be connected to external power supply. |
| 5 | PB3/PB5/PD0 | bidirectional | Multi-function I/O port with PB3 as Timer2 external trigger, ADC input 15, RTC alarm, or Comparator1 positive input; PB5 as SPI clock, ADC input 13, or Comparator1 positive input; PD0 as Timer3 channel 2, ADC trigger/input 22, or Comparator1/2 positive input; operating voltage 1.8-3.6 V with high sink capability. |
| 6 | PB6 | bidirectional | I/O port PB6 functioning as SPI master-out slave-in, ADC input 12, or Comparator1 positive input; operating voltage 1.8-3.6 V with high sink capability. |
| 7 | PB7/PC0 | bidirectional | Multi-function I/O port with PB7 as SPI master-in slave-out, ADC input 11, or Comparator1 positive input; PC0 as I2C data (SDA) with true open-drain output; operating voltage 1.8-3.6 V. |
| 8 | PC1/PC4/PC5 | bidirectional | Multi-function I/O port with PC1 as I2C clock (SCL) true open-drain; PC4 as USART synchronous clock, I2C SMBus, configurable clock output, ADC input 4, or Comparator1/2 input; PC5 as LSE oscillator input, SPI NSS, USART transmit, or Timer2 channel 1; operating voltage 1.8-3.6 V with high sink capability. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | SOP-8-150mil |
| Category | Embedded Processors & Controllers |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
STM8L050J3M3TR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8-150mil (KiCad packages3D, STEP)
- 3D model files:
stm8l050j3m3tr-etched.step/stm8l050j3m3tr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);stm8l050j3m3tr.step/stm8l050j3m3tr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (94 pp, sha256
f37f7fea1aa7e91c, retrieved 2026-09-23, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).