Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗

Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗

Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗

Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗

Loads on click. Unloads only if this page sits in the background.

Download PDF

Contents

Pinout
Key specifications
CAD (KiCad official)
Provenance

README

markdown

STM8AL3168TCY

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-48(7x7)

STM8AL3168TCY from STMicroelectronics, in a LQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	PA0	bidirectional	Port A0 is a high-sink I/O with high-sink LED driver capability, input pull-up during reset and after reset release, and alternate functions USART1_CK, SWIM input/output, BEEP output and infrared timer output.
2	NRST/PA1	bidirectional	Reset input with pull-up (RPU typ 45 kΩ, 30 to 60 kΩ) and VIL max 0.8 V / VIH min 1.4 V; as PA1 it can only be configured as push-pull output, not open-drain or general-purpose input.
3	PA2	bidirectional	Port A2 I/O with HSE oscillator input, USART1 transmit and SPI1 master-in/slave-out alternate functions.
4	PA3	bidirectional	Port A3 I/O with HSE oscillator output, USART1 receive and SPI1 master-out/slave-in alternate functions.
5	PA4	bidirectional	Port A4 is a 3.6 V tolerant I/O with timer 2 break input, ADC1 input 2 and comparator 1 positive input (LCD_COM0 is available only on STM8AL3Lxx).
6	PA5	bidirectional	Port A5 is a 3.6 V tolerant I/O with timer 3 break input, ADC1 input 1 and comparator 1 positive input (LCD_COM1 is available only on STM8AL3Lxx).
7	PA6	bidirectional	Port A6 is a 3.6 V tolerant I/O with ADC1 input 0 and comparator 1 positive input, and ADC1 trigger as a remappable alternate function.
8	PA7	bidirectional	Port A7 is a 5 V tolerant (FT) I/O; the LCD segment 0 function is available only on STM8AL3Lxx.
9	VSS1/VSSA/VREF-	power_in	I/O ground, analog ground voltage and ADC1 negative voltage reference.
10	VDD	power_in	Digital power supply; the device operates from 1.8 V to 3.6 V.
11	VDDA	power_in	Analog supply voltage.
12	VREF+	power_in	ADC1 and DAC positive voltage reference.
13	Reserved	passive	Reserved pin on STM8AL31xx devices; it must be tied to VDD.
14	PE0	bidirectional	Port E0 is a 5 V tolerant (FT) I/O; LCD segment 1 is available only on STM8AL3Lxx.
15	PE1	bidirectional	Port E1 is a 3.6 V tolerant I/O with timer 1 inverted channel 2; LCD segment 2 is available only on STM8AL3Lxx.
16	PE2	bidirectional	Port E2 is a 3.6 V tolerant I/O with timer 1 inverted channel 3; LCD segment 3 is available only on STM8AL3Lxx.
17	PE3	bidirectional	Port E3 is a 3.6 V tolerant I/O; LCD segment 4 is available only on STM8AL3Lxx.
18	PE4	bidirectional	Port E4 is a 3.6 V tolerant I/O; LCD segment 5 is available only on STM8AL3Lxx.
19	PE5	bidirectional	Port E5 is a 3.6 V tolerant I/O with ADC1 input 23, comparator 2 positive input and comparator 1 positive input; LCD segment 6 is available only on STM8AL3Lxx.
20	PD0	bidirectional	Port D0 is a 3.6 V tolerant I/O with timer 3 channel 2, ADC1 trigger (remap), ADC1 input 22, comparator 2 positive input and comparator 1 positive input.
21	PD1	bidirectional	Port D1 is a 3.6 V tolerant I/O with timer 3 trigger, ADC1 input 21, comparator 2 positive input and comparator 1 positive input.
22	PD2	bidirectional	Port D2 is a 3.6 V tolerant I/O with timer 1 channel 1, ADC1 input 20 and comparator 1 positive input.
23	PD3	bidirectional	Port D3 is a 3.6 V tolerant I/O with timer 1 trigger, ADC1 input 19 and comparator 1 positive input.
24	PB0	bidirectional	Port B0 is a 3.6 V tolerant I/O with timer 2 channel 1, ADC1 input 18 and comparator 1 positive input; a pull-up is applied during reset and the pin is floating after reset release.
25	PB1	bidirectional	Port B1 is a 3.6 V tolerant I/O with timer 3 channel 1, ADC1 input 17 and comparator 1 positive input.
26	PB2	bidirectional	Port B2 is a 3.6 V tolerant I/O with timer 2 channel 2, ADC1 input 16 and comparator 1 positive input.
27	PB3	bidirectional	Port B3 is a 3.6 V tolerant I/O with timer 2 trigger, ADC1 input 15 and comparator 1 positive input.
28	PB4	bidirectional	Port B4 is a 3.6 V tolerant I/O with SPI1 master/slave select, ADC1 input 14 and comparator 1 positive input; a pull-up is applied during reset and the pin is floating after reset release.
29	PB5	bidirectional	Port B5 is a 3.6 V tolerant I/O with SPI1 clock, ADC1 input 13 and comparator 1 positive input.
30	PB6	bidirectional	Port B6 is a 3.6 V tolerant I/O with SPI1 master-out/slave-in, ADC1 input 12 and comparator 1 positive input.
31	PB7	bidirectional	Port B7 is a 3.6 V tolerant I/O with SPI1 master-in/slave-out, ADC1 input 11 and comparator 1 positive input.
32	PF0	bidirectional	Port F0 is a 3.6 V tolerant I/O with ADC1 input 24 and DAC output.
33	PD4	bidirectional	Port D4 is a 3.6 V tolerant I/O with timer 1 channel 2, ADC1 input 10 and comparator 1 positive input.
34	PD5	bidirectional	Port D5 is a 3.6 V tolerant I/O with timer 1 channel 3, ADC1 input 9 and comparator 1 positive input.
35	PD6	bidirectional	Port D6 is a 3.6 V tolerant I/O with timer 1 break input, ADC1 input 8, RTC calibration output, internal voltage reference output and comparator 1 positive input.
36	PD7	bidirectional	Port D7 is a 3.6 V tolerant I/O with timer 1 inverted channel 1, ADC1 input 7, RTC alarm output, internal voltage reference output and comparator 1 positive input.
37	PC0	bidirectional	Port C0 is a 5 V tolerant (FT) true open-drain I/O (no protection diode to VDD or weak pull-up) carrying the I2C1 data line SDA.
38	PC1	bidirectional	Port C1 is a 5 V tolerant (FT) true open-drain I/O (no protection diode to VDD or weak pull-up) carrying the I2C1 clock line SCL.
39	VDD2	power_in	I/Os supply voltage.
40	VSS2	power_in	I/Os ground voltage.
41	PC2	bidirectional	Port C2 is a 3.6 V tolerant I/O with USART1 receive, ADC1 input 6, comparator 1 positive input and internal voltage reference output.
42	PC3	bidirectional	Port C3 is a 3.6 V tolerant I/O with USART1 transmit, ADC1 input 5, comparator 1 positive input and comparator 2 negative input.
43	PC4	bidirectional	Port C4 is a 3.6 V tolerant I/O with USART1 synchronous clock, I2C1 SMBus, configurable clock output (CCO), ADC1 input 4, comparator 2 negative input and comparator 1 positive input.
44	PC5	bidirectional	Port C5 is a 3.6 V tolerant I/O that also serves as LSE oscillator input (OSC32_IN), with SPI1 select and USART1 transmit as remappable alternate functions.
45	PC6	bidirectional	Port C6 is a 3.6 V tolerant I/O that also serves as LSE oscillator output (OSC32_OUT), with SPI1 clock and USART1 receive as remappable alternate functions.
46	PC7	bidirectional	Port C7 is a 3.6 V tolerant I/O with ADC1 input 3, comparator 2 negative input and comparator 1 positive input; LCD segment 25 is available only on STM8AL3Lxx.
47	PE6	bidirectional	Port E6 is a 3.6 V tolerant I/O with PVD input (PVD_IN); LCD segment 26 is available only on STM8AL3Lxx.
48	PE7	bidirectional	Port E7 is a 3.6 V tolerant I/O; LCD segment 27 is available only on STM8AL3Lxx.

Key specifications

Parameter	Value
Manufacturer	STMicroelectronics
Package	LQFP-48(7x7)
Category	Embedded Processors & Controllers
Pins	48

CAD (KiCad official)

Symbol: STM8AL3168TCY
Footprint: Package_QFP:LQFP-48_7x7mm_P0.5mm
3D model: LQFP-48(7x7) (KiCad packages3D, STEP)
3D model files: stm8al3168tcy-etched.step / stm8al3168tcy-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm8al3168tcy.step / stm8al3168tcy.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: STMicroelectronics datasheet (123 pp, sha256 c556f7a6ad75fcd6, retrieved 2026-10-08, tier: lcsc)
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF