main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers stm708tam6f: viewers · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Initial commit: component/stm708tam6f · Ray 2d ago
stm708tam6f-etched.glb stm708tam6f: factory component page (tier=lcsc) · Ray 2d ago
stm708tam6f-etched.step stm708tam6f: factory component page (tier=lcsc) · Ray 2d ago
stm708tam6f-hero.glb stm708tam6f: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
stm708tam6f-hero.overlay.json Publish 0.1.0 · Ray 2d ago
stm708tam6f.glb Publish 0.1.0 · Ray 2d ago
stm708tam6f.kicad_mod Publish 0.1.0 · Ray 2d ago
stm708tam6f.kicad_sym Publish 0.1.0 · Ray 2d ago
stm708tam6f.lbr Publish 0.1.0 · Ray 2d ago
stm708tam6f.step Publish 0.1.0 · Ray 2d ago

STM708TAM6F

STMicroelectronics · Supervisor And Reset ICs · SOIC-8

STM708TAM6F from STMicroelectronics, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 MR input Push-button reset input: a logic low asserts reset, reset stays asserted while MR is low and for trec after it returns high, and it has an internal 40 kΩ pull-up so it may be left open or tied to VCC.
2 VCC power_in Supply voltage monitored against the reset threshold VRST; the operating range is 1.2 V to 5.5 V (1.0 V minimum for TA = 0 °C to 85 °C) per Table 6.
3 VSS power_in Ground reference for the device.
4 PFI input Power-fail input compared to an internal reference VPFI (1.20 V to 1.30 V); PFO goes low when PFI falls below VPFI, and PFI should be connected to VSS if the comparator is unused.
5 PFO output Power-fail output (push-pull) that goes low when PFI is below VPFI; it must not be forced low by a processor, and it may be left open if unused.
6 NC unconnected No internal connection on the STM708T/S/R SO8 package.
7 RST output Active-low reset output that is held low while VCC is below VRST or MR is low, and for trec after VCC returns above the reset threshold, the watchdog triggers, or MR goes high; it is guaranteed valid down to VCC = 1 V.
8 RST output Active-high reset output that is held high while VCC is below VRST or MR is low, and for trec after reset release; it is guaranteed to be a logic high for VCC < VRST down to VCC = 1 V.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: STM708TAM6F
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: stm708tam6f-etched.step / stm708tam6f-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm708tam6f.step / stm708tam6f.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (32 pp, sha256 fe2adb0e76018e05, retrieved 2026-10-07, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF