component

STM690RM6F

Public Made by Adom

by adom

STMicroelectronics Supervisor And Reset ICs, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)stm690rm6ffactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 19d ago
viewers stm690rm6f: viewers · Ray 19d ago
package.json Publish 0.1.0 · Ray 19d ago
page.json Set visibility: public · Ray 19d ago
README.md Publish 0.1.0 · Ray 19d ago
stm690rm6f-etched.glb stm690rm6f: factory component page (tier=lcsc) · Ray 19d ago
stm690rm6f-etched.step stm690rm6f: factory component page (tier=lcsc) · Ray 19d ago
stm690rm6f-hero.glb stm690rm6f: hero GLB from the etched model (keeps the MPN mark) · Ray 19d ago
stm690rm6f-hero.overlay.json Publish 0.1.0 · Ray 19d ago
stm690rm6f.glb Publish 0.1.0 · Ray 19d ago
stm690rm6f.kicad_mod Publish 0.1.0 · Ray 19d ago
stm690rm6f.kicad_sym Publish 0.1.0 · Ray 19d ago
stm690rm6f.lbr Publish 0.1.0 · Ray 19d ago
stm690rm6f.step Publish 0.1.0 · Ray 19d ago

STM690RM6F

STMicroelectronics · Supervisor And Reset ICs · SOIC-8

STM690RM6F from STMicroelectronics, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VOUT power_out Supply output for the external LPSRAM: it connects to VCC through a P-channel switch when VCC is above VSO, and to VBAT when VCC falls below VSO; connect to VCC if no battery is used.
2 VCC power_in Supply voltage input; without a backup battery, RST is guaranteed valid down to VCC = 1 V, and the reset threshold for this variant (R suffix) is 2.55 V to 2.70 V.
3 VSS power_in Ground reference pin for the device.
4 PFI input Power-fail input: when PFI is less than VPFI or VCC falls below VSW (2.4 V), PFO goes low; connect to ground if unused.
5 PFO output Power-fail output with push-pull type: it goes low when PFI is less than VPFI or VCC falls below VSW, otherwise it stays high; leave open if unused.
6 WDI input Watchdog input: if WDI stays high or low for tWD (1.6 s typ), reset is triggered; toggling WDI clears the timer, and the watchdog cannot be disabled by floating the pin.
7 RST output Active-low reset output (push-pull): it pulses low for trec when triggered and stays low while VCC is below the reset threshold or MR is low.
8 VBAT power_in Backup battery input: when VCC falls below VSO, VOUT switches from VCC to VBAT; VBAT may exceed VCC, and it should be connected to VCC if no battery is used.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: STM690RM6F
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: stm690rm6f-etched.step / stm690rm6f-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm690rm6f.step / stm690rm6f.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (42 pp, sha256 7b0e1b14da4b9b31, retrieved 2026-10-11, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF