component
STM6710FWB6F
Public Made by Adomby adom
STMicroelectronics Supervisor And Reset ICs, SOT-23-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 28d ago |
| viewers | 28d ago |
| package.json | 28d ago |
| page.json | 28d ago |
| README.md | 28d ago |
| stm6710fwb6f-etched.glb | 28d ago |
| stm6710fwb6f-etched.step | 28d ago |
| stm6710fwb6f-hero.glb | 28d ago |
| stm6710fwb6f-hero.overlay.json | 28d ago |
| stm6710fwb6f.glb | 28d ago |
| stm6710fwb6f.kicad_mod | 28d ago |
| stm6710fwb6f.kicad_sym | 28d ago |
| stm6710fwb6f.lbr | 28d ago |
| stm6710fwb6f.step | 28d ago |
STM6710FWB6F
STMicroelectronics · Supervisor And Reset ICs · SOT-23-6
STM6710FWB6F from STMicroelectronics, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | V1IN | input | Monitored input voltage 1 is compared to a factory trip point Vrst (or an adjustable 0.62 V VREF via external divider), and RESET is asserted low when it falls below threshold; it must not be left floating or tied to ground. |
| 2 | V2IN (VCC) | power_in | Input voltage 2 is the device power supply and is also monitored on the STM6710, with operating voltage 1.0 V to 5.5 V for TA = 0 to T_max °C and 1.2 V to 5.5 V for TA = -40 to T_max °C. |
| 3 | V3IN | input | Monitored input voltage 3 is compared to its factory trip point Vrst or to the adjustable 0.62 V threshold (typical), with input current below ±0.2 µA on adjustable inputs. |
| 4 | V4IN | input | Monitored input voltage 4 is compared to its factory trip point Vrst or to the adjustable 0.62 V threshold (typical), with input current below ±0.2 µA on adjustable inputs. |
| 5 | GND | power_in | Ground pin for the power supply, tied to VSS. |
| 6 | RESET | output | Active-low open-drain reset output with a weak 10 µA internal pull-up to V2IN, asserted low when any monitored input is below threshold and held low for a typical 200 ms reset timeout after all inputs recover (STM6710); an external pull-up may be connected to 0 to 5.5 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | SOT-23-6 |
| Category | Power Management (PMIC) |
| Pins | 6 |
CAD (KiCad official)
- Symbol:
STM6710FWB6F - Footprint:
Package_TO_SOT_SMD:SOT-23-6 - 3D model: SOT-23-6 (KiCad packages3D, STEP)
- 3D model files:
stm6710fwb6f-etched.step/stm6710fwb6f-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);stm6710fwb6f.step/stm6710fwb6f.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (20 pp, sha256
d1d10e694ade9647, retrieved 2026-10-11, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).