Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

STM6601CM2DDM6F

STMicroelectronics · Supervisor And Reset ICs · TDFN-12(2x3)

STM6601CM2DDM6F from STMicroelectronics, in a TDFN-12(2x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in Power supply input that is monitored during startup and normal operation and should be decoupled to ground with a 0.1 µF capacitor placed as close to the device as possible.
2 SR input Smart Reset button input with ±8 kV HBM ESD protection; it is active low, has an optional 100 kΩ pull-up, and must not be grounded permanently.
3 VREF power_out Precise 1.5 V voltage reference specified with 1% accuracy, which requires a mandatory 1 µF capacitor even when unused.
4 PSHOLD input Processor confirmation input with a factory-trimmed voltage detector; driving it high confirms proper power-up and driving it low during normal operation deasserts the enable output.
5 CSRD passive Smart Reset delay input where a capacitor to ground sets the additional tSRD time; the pin is left open when no capacitor is used.
6 PB input Power-on push-button input with a factory-trimmed voltage detector and ±8 kV HBM ESD protection, requiring a switch to GND and having an internal 100 kΩ pull-up.
7 VCCLO output High-threshold detection output that is low when VCC is below VTH+ and is active low, open drain by default, requiring a pull-up such as 10 kΩ.
8 PBOUT output Status output of the PB input that goes low during the tDEBOUNCE period and is active low, open drain by default, requiring a pull-up such as 10 kΩ.
9 EN output Push-pull enable output that is asserted high after a valid turn-on event to enable system power and is released low on the listed release conditions.
10 RST output Active low reset output that pulls low for tREC after startup or after a long push, open drain by default and requiring a pull-up such as 10 kΩ.
11 INT output Active low interrupt output asserted for at least tINT_Min on a push-button press or undervoltage condition, open drain by default and requiring a pull-up such as 10 kΩ.
12 GND power_in Ground reference pin for the device.
13 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package TDFN-12(2x3)
Category Power Management (PMIC)
Pins 13

CAD (KiCad official)

  • Symbol: STM6601CM2DDM6F
  • Footprint: Package_DFN_QFN:DFN-12-1EP_2x3mm_P0.45mm_EP0.64x2.4mm
  • 3D model: TDFN-12(2x3) (KiCad packages3D, STEP)
  • 3D model files: stm6601cm2ddm6f-etched.step / stm6601cm2ddm6f-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm6601cm2ddm6f.step / stm6601cm2ddm6f.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (52 pp, sha256 24305a688f436ae9, retrieved 2026-11-05, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF