main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs stm6315rdw13f: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
viewers stm6315rdw13f: viewers · Ray 29d ago
package.json Publish 0.1.0 · Ray 29d ago
page.json stm6315rdw13f: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 20h ago
README.md stm6315rdw13f: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 16d ago
stm6315rdw13f-etched.fit.json stm6315rdw13f: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
stm6315rdw13f-etched.glb stm6315rdw13f: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
stm6315rdw13f-etched.step stm6315rdw13f: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
stm6315rdw13f.glb Publish 0.1.0 · Ray 29d ago
stm6315rdw13f.kicad_mod Publish 0.1.0 · Ray 29d ago
stm6315rdw13f.kicad_sym Publish 0.1.0 · Ray 29d ago
stm6315rdw13f.lbr Publish 0.1.0 · Ray 29d ago
stm6315rdw13f.step Publish 0.1.0 · Ray 29d ago

STM6315RDW13F

STMicroelectronics · Supervisor and Reset ICs · SOT-143

STM6315RDW13F from STMicroelectronics, in a SOT-143. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VSS power_in Ground reference for the device. Connect to the system ground plane; a 0.1 µF bypass capacitor on VCC referenced to VSS is recommended for transient immunity.
2 RST output Active-low, open-drain reset output. Requires an external pull-up (10 kΩ typical) to any supply up to 6 V, and may be pulled above VCC. Asserts low whenever VCC is below the reset threshold or MR is low, and remains low for the reset time-out period (trec) after the condition clears. Guaranteed valid down to VCC = 1.0 V.
3 MR input Active-low manual reset input. Asserts RST while held low and for trec after release. Has an internal ~63 kΩ pull-up so it may be left open if unused. Accepts TTL/CMOS logic or open-drain drive; a simple pushbutton to VSS provides a debounced manual reset without external components.
4 VCC power_in Positive supply input, monitored against the factory-trimmed reset threshold (2.63/2.93/3.08/4.38/4.63 V depending on ordering suffix). Typical ICC ≈ 1.5 µA. Decouple with a 0.1 µF capacitor as close to the pin as possible.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package SOT-143
Category PMIC
Pins 4

Ordering variants

Same part, different packaging or reel option.

  • STM6315RDW13F
  • STM6315RDW16F
  • STM6315RDW17F
  • STM6315RDW13FRDW20F
  • STM6315RDW13FRDW21F

CAD (KiCad official)

  • Symbol: STM6315RDW13F
  • Footprint: Package_TO_SOT_SMD:SOT-143
  • 3D model: SOT-143 (KiCad packages3D, STEP)
  • 3D model files: stm6315rdw13f-etched.step / stm6315rdw13f-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm6315rdw13f.step / stm6315rdw13f.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (21 pp, sha256 059408cf2a388c0c, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF