main
History Download
Ray Initial commit: component/stm32l4s5qii6 4770e7f 1d ago

STM32L4S5QII6

STMicroelectronics · Microcontroller Units (MCUs/MPUs/SOCs) · UFBGA-132

STM32L4S5QII6 from STMicroelectronics, in a UFBGA-132. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
A1 PE3 bidirectional 5 V-tolerant I/O (FT_l); alternate functions include TRACED0, TIM3_CH1, OCTOSPIM_P1_DQS, TSC_G7_IO2, SAI1_SD_B and EVENTOUT.
A2 PE1 bidirectional 5 V-tolerant I/O; alternate functions include DCMI_D3, FMC_NBL1, TIM17_CH1 and EVENTOUT.
A3 PB8 bidirectional 5 V-tolerant Fm+-capable I/O (FT_fl); alternate functions include TIM4_CH3, SAI1_CK1, I2C1_SCL, CAN1_RX, SDMMC1_CKIN and TIM16_CH1.
A4 PH3-BOOT0 bidirectional Dedicated BOOT0 pin (5 V-tolerant I/O, also PH3 with EVENTOUT); the BOOT0 input voltage range is 0 to 9 V.
A5 PD7 bidirectional 5 V-tolerant I/O; alternate functions include DFSDM1_CKIN1, USART2_CK, OCTOSPIM_P1_IO7 and FMC_NCE/FMC_NE1.
A6 PD5 bidirectional 5 V-tolerant I/O; alternate functions include USART2_TX, OCTOSPIM_P1_IO5 and FMC_NWE.
A7 PB4 bidirectional 5 V-tolerant Fm+-capable I/O with analog switch supplied by VDDA (FT_fa); after reset it is the NJTRST debug pin with internal pull-up enabled, and COMP2_INP is an additional function.
A8 PB3 bidirectional 5 V-tolerant I/O with analog switch supplied by VDDA (FT_la); alternate functions include JTDO/TRACESWO, TIM2_CH2, SPI1_SCK and SAI1_SCK_B, and COMP2_INM is an additional function.
A9 PA15 bidirectional 5 V-tolerant I/O; after reset it is the JTDI debug pin with internal pull-up enabled, and alternate functions include TIM2_CH1, USART2_RX and SPI1_NSS.
A10 PA14 bidirectional 5 V-tolerant I/O; after reset it is the JTCK/SWCLK debug pin with internal pull-down enabled, and alternate functions include LPTIM1_OUT and I2C1_SMBA.
A11 PA13 bidirectional 5 V-tolerant I/O; after reset it is the JTMS/SWDIO debug pin with internal pull-up enabled, and alternate functions include IR_OUT and SAI1_SD_B.
A12 PA12 bidirectional 5 V-tolerant I/O with USB function supplied by VDDUSB (FT_u); alternate functions include TIM1_ETR, SPI1_MOSI, USART1_RTS_DE, CAN1_TX and OTG_FS_DP.
B1 PE4 bidirectional 5 V-tolerant I/O; alternate functions include TRACED1, TIM3_CH2, SAI1_D2, DFSDM1_DATIN3, DCMI_D4 and SAI1_FS_A.
B2 PE2 bidirectional 5 V-tolerant I/O (FT_l); alternate functions include TRACECK, TIM3_ETR, SAI1_CK1, TSC_G7_IO1 and SAI1_MCLK_A.
B3 PB9 bidirectional 5 V-tolerant Fm+-capable I/O (FT_fl); alternate functions include IR_OUT, TIM4_CH4, SAI1_D2, I2C1_SDA, SPI2_NSS, CAN1_TX and TIM17_CH1.
B4 PB7 bidirectional 5 V-tolerant Fm+-capable I/O with analog switch supplied by VDDA (FT_fla); alternate functions include LPTIM1_IN2, TIM4_CH2, I2C1_SDA, USART1_RX and TIM17_CH1N, and COMP2_INM and PVD_IN are additional functions.
B5 PB6 bidirectional 5 V-tolerant Fm+-capable I/O with analog switch supplied by VDDA (FT_fa); alternate functions include LPTIM1_ETR, TIM4_CH1, I2C1_SCL, USART1_TX and TIM16_CH1N, and COMP2_INP is an additional function.
B6 PD6 bidirectional 5 V-tolerant I/O; alternate functions include SAI1_D1, DCMI_D10, SPI3_MOSI, DFSDM1_DATIN1, USART2_RX and FMC_NWAIT.
B7 PD4 bidirectional 5 V-tolerant I/O; alternate functions include SPI2_MOSI, DFSDM1_CKIN0, USART2_RTS_DE, OCTOSPIM_P1_IO4 and FMC_NOE.
B8 PD3 bidirectional 5 V-tolerant I/O; alternate functions include SPI2_SCK, DCMI_D5, SPI2_MISO, DFSDM1_DATIN0, USART2_CTS_NSS and OCTOSPIM_P2_NCS.
B9 PD1 bidirectional 5 V-tolerant I/O; alternate functions include SPI2_SCK, DFSDM1_CKIN7, CAN1_TX and FMC_D3.
B10 PC12 bidirectional 5 V-tolerant I/O; alternate functions include TRACED3, SPI3_MOSI, USART3_CK, UART5_TX, DCMI_D9, SDMMC1_CK and SAI2_SD_B.
B11 PC10 bidirectional 5 V-tolerant I/O; alternate functions include TRACED1, SPI3_SCK, USART3_TX, UART4_TX, DCMI_D8, SDMMC1_D2 and SAI2_SCK_B.
B12 PA11 bidirectional 5 V-tolerant I/O with USB function supplied by VDDUSB (FT_u); alternate functions include TIM1_CH4, TIM1_BKIN2, SPI1_MISO, USART1_CTS_NSS, CAN1_RX and OTG_FS_DM.
C1 PC13 bidirectional I/O supplied through the power switch, which sinks only 3 mA, so in output mode the speed must not exceed 2 MHz with a 30 pF maximum load and the pin must not be used as a current source.
C2 PE5 bidirectional 5 V-tolerant I/O; alternate functions include TRACED2, TIM3_CH3, SAI1_CK2, DFSDM1_CKIN3, DCMI_D6 and SAI1_SCK_A.
C3 PE0 bidirectional 5 V-tolerant I/O; alternate functions include TIM4_ETR, DCMI_D2, FMC_NBL0, TIM16_CH1 and EVENTOUT.
C4 VDD power_in Main supply for the I/Os, the internal regulator and system analog circuits, 1.71 V to 3.6 V.
C5 PB5 bidirectional 5 V-tolerant I/O with analog switch supplied by VDDA (FT_la); alternate functions include LPTIM1_IN1, TIM3_CH2, I2C1_SMBA, SPI1_MOSI and USART1_CK, and COMP2_OUT is an additional function.
C6 PG14 bidirectional 5 V-tolerant Fm+-capable I/O supplied only by VDDIO2 (FT_fs, 1.08 V to 3.6 V); alternate functions include I2C1_SCL and FMC_A25.
C7 PG13 bidirectional 5 V-tolerant Fm+-capable I/O supplied only by VDDIO2 (FT_fs, 1.08 V to 3.6 V); alternate functions include I2C1_SDA, USART1_CK and FMC_A24.
C8 PD2 bidirectional 5 V-tolerant I/O; alternate functions include TRACED2, TIM3_ETR, USART3_RTS_DE, UART5_RX, TSC_SYNC, DCMI_D11 and SDMMC1_CMD.
C9 PD0 bidirectional 5 V-tolerant I/O; alternate functions include SPI2_NSS, DFSDM1_DATIN7, CAN1_RX and FMC_D2.
C10 PC11 bidirectional 5 V-tolerant I/O; alternate functions include DCMI_D2, OCTOSPIM_P1_NCS, SPI3_MISO, USART3_RX, UART4_RX, SDMMC1_D3 and SAI2_MCLK_B.
C11 VDDUSB power_in Independent USB transceiver supply, 3.0 V to 3.6 V when USB is used (0 to 3.6 V allowed when USB is not used).
C12 PA10 bidirectional 5 V-tolerant Fm+-capable I/O with USB function supplied by VDDUSB (FT_flu); alternate functions include TIM1_CH3, SAI1_D1, USART1_RX, OTG_FS_ID and TIM17_BKIN.
D1 PC14-OSC32_IN bidirectional I/O supplied through the power switch with the same 3 mA sink limit and 2 MHz / 30 pF output restriction as PC13; it is also the OSC32_IN LSE oscillator input.
D2 PE6 bidirectional 5 V-tolerant I/O; alternate functions include TRACED3, TIM3_CH4, SAI1_D1, DCMI_D7 and SAI1_SD_A.
D3 VSS power_in Ground reference for the digital supply and I/Os.
D4 PF2 bidirectional 5 V-tolerant I/O; alternate functions include I2C2_SMBA, OCTOSPIM_P2_IO2, FMC_A2 and EVENTOUT.
D5 PF1 bidirectional 5 V-tolerant Fm+-capable I/O; alternate functions include I2C2_SCL, OCTOSPIM_P2_IO1 and FMC_A1.
D6 PF0 bidirectional 5 V-tolerant Fm+-capable I/O; alternate functions include I2C2_SDA, OCTOSPIM_P2_IO0 and FMC_A0.
D7 PG12 bidirectional 5 V-tolerant I/O supplied only by VDDIO2 (FT_s, 1.08 V to 3.6 V); alternate functions include LPTIM1_ETR, SPI3_NSS, USART1_RTS_DE and FMC_NE4.
D8 PG10 bidirectional 5 V-tolerant I/O supplied only by VDDIO2 (FT_s, 1.08 V to 3.6 V); alternate functions include LPTIM1_IN1, SPI3_MISO, USART1_RX, FMC_NE3 and TIM15_CH1.
D9 PG9 bidirectional 5 V-tolerant I/O supplied only by VDDIO2 (FT_s, 1.08 V to 3.6 V); alternate functions include SPI3_SCK, USART1_TX, FMC_NCE/FMC_NE2 and TIM15_CH1N.
D10 PA9 bidirectional 5 V-tolerant Fm+-capable I/O with USB function supplied by VDDUSB (FT_flu); alternate functions include TIM1_CH2, SPI2_SCK, USART1_TX, SAI1_FS_A and TIM15_BKIN, and OTG_FS_VBUS is an additional function.
D11 PA8 bidirectional 5 V-tolerant Fm+-capable I/O; alternate functions include MCO, TIM1_CH1, SAI1_CK2, USART1_CK and OTG_FS_SOF.
D12 PC9 bidirectional 5 V-tolerant Fm+-capable I/O; alternate functions include TRACED0, TIM8_BKIN2, TIM3_CH4, DCMI_D3, I2C3_SDA, OTG_FS_NOE and SDMMC1_D1.
E1 PC15-OSC32_OUT bidirectional I/O supplied through the power switch with the same 3 mA sink limit and 2 MHz / 30 pF output restriction as PC13; it is also the OSC32_OUT LSE oscillator output.
E2 VBAT power_in Backup-domain supply, 1.55 V to 3.6 V, for the RTC, 32 kHz oscillator and backup registers when VDD is not present; RTC_TAMP3 and WKUP3 are additional functions on this ball.
E3 VSS power_in Ground reference for the digital supply and I/Os.
E4 PF3 bidirectional 5 V-tolerant I/O; alternate functions include OCTOSPIM_P2_IO3, FMC_A3 and EVENTOUT.
E9 PG5 bidirectional 5 V-tolerant I/O supplied only by VDDIO2 (FT_s, 1.08 V to 3.6 V); alternate functions include SPI1_NSS, LPUART1_CTS, FMC_A15 and SAI2_SD_B.
E10 PC8 bidirectional 5 V-tolerant I/O; alternate functions include TIM3_CH3, TIM8_CH3, TSC_G4_IO3, DCMI_D2 and SDMMC1_D0.
E11 PC7 bidirectional 5 V-tolerant I/O; alternate functions include TIM3_CH2, TIM8_CH2, DFSDM1_DATIN3, DCMI_D1, SDMMC1_D7 and SAI2_MCLK_B.
E12 PC6 bidirectional 5 V-tolerant I/O; alternate functions include TIM3_CH1, TIM8_CH1, DFSDM1_CKIN3, DCMI_D0, SDMMC1_D6 and SAI2_MCLK_A.
F1 PH0-OSC_IN bidirectional 5 V-tolerant I/O; this ball is the OSC_IN high-speed crystal oscillator input.
F2 VSS power_in Ground reference for the digital supply and I/Os.
F3 PF4 bidirectional 5 V-tolerant I/O; alternate functions include OCTOSPIM_P2_CLK, FMC_A4 and EVENTOUT.
F4 PF5 bidirectional 5 V-tolerant I/O; alternate functions include FMC_A5 and EVENTOUT.
F6 VSS power_in Ground reference for the digital supply and I/Os.
F7 VSS power_in Ground reference for the digital supply and I/Os.
F9 PG3 bidirectional 5 V-tolerant I/O supplied only by VDDIO2 (FT_s, 1.08 V to 3.6 V); alternate functions include SPI1_MISO, FMC_A13 and SAI2_FS_B.
F10 PG4 bidirectional 5 V-tolerant I/O supplied only by VDDIO2 (FT_s, 1.08 V to 3.6 V); alternate functions include SPI1_MOSI, FMC_A14 and SAI2_MCLK_B.
F11 VSS power_in Ground reference for the digital supply and I/Os.
F12 VSS power_in Ground reference for the digital supply and I/Os.
G1 PH1-OSC_OUT bidirectional 5 V-tolerant I/O; this ball is the OSC_OUT high-speed crystal oscillator output.
G2 VDD power_in Main supply for the I/Os, the internal regulator and system analog circuits, 1.71 V to 3.6 V.
G3 PG11 bidirectional 5 V-tolerant I/O supplied only by VDDIO2 (FT_s, 1.08 V to 3.6 V); alternate functions include LPTIM1_IN2, OCTOSPIM_P1_IO5, SPI3_MOSI, USART1_CTS_NSS and TIM15_CH2.
G4 PG6 bidirectional 5 V-tolerant I/O supplied only by VDDIO2 (FT_s, 1.08 V to 3.6 V); alternate functions include OCTOSPIM_P1_DQS, I2C3_SMBA and LPUART1_RTS_DE.
G6 VDD power_in Main supply for the I/Os, the internal regulator and system analog circuits, 1.71 V to 3.6 V.
G7 VDDIO2 power_in Supply for the PG[15:2] I/Os, 1.08 V to 3.6 V when at least one of these I/Os is used (0 V allowed when PG[15:2] are not used).
G9 PG1 bidirectional 5 V-tolerant I/O; alternate functions include OCTOSPIM_P2_IO5, TSC_G8_IO4 and FMC_A11.
G10 PG2 bidirectional 5 V-tolerant I/O supplied only by VDDIO2 (FT_s, 1.08 V to 3.6 V); alternate functions include SPI1_SCK, FMC_A12 and SAI2_SCK_B.
G11 VDD power_in Main supply for the I/Os, the internal regulator and system analog circuits, 1.71 V to 3.6 V.
G12 VDD power_in Main supply for the I/Os, the internal regulator and system analog circuits, 1.71 V to 3.6 V.
H1 PC0 bidirectional 5 V-tolerant Fm+-capable I/O with analog switch supplied by VDDA (FT_fla); alternate functions include LPTIM1_IN1, I2C3_SCL, LPUART1_RX and LPTIM2_IN1, and ADC1_IN1 is an additional function.
H2 NRST bidirectional Bidirectional reset pin with embedded weak pull-up resistor.
H3 VDD power_in Main supply for the I/Os, the internal regulator and system analog circuits, 1.71 V to 3.6 V.
H4 PG7 bidirectional 5 V-tolerant Fm+-capable I/O supplied only by VDDIO2 (FT_fs, 1.08 V to 3.6 V); alternate functions include SAI1_CK1, I2C3_SCL, LPUART1_TX, FMC_INT and SAI1_MCLK_A.
H9 PG0 bidirectional 5 V-tolerant I/O; alternate functions include OCTOSPIM_P2_IO4, TSC_G8_IO3 and FMC_A10.
H10 PD15 bidirectional 5 V-tolerant I/O; alternate functions include TIM4_CH4, LCD_B3 and FMC_D1.
H11 PD14 bidirectional 5 V-tolerant I/O; alternate functions include TIM4_CH3, LCD_B2 and FMC_D0.
H12 PD13 bidirectional 5 V-tolerant Fm+-capable I/O (FT_fl); alternate functions include TIM4_CH2, I2C4_SDA, TSC_G6_IO4, FMC_A18 and LPTIM2_OUT.
J1 VSSA/VREF- power_in Analog ground; VREF- must always be equal to VSSA.
J2 PC1 bidirectional 5 V-tolerant Fm+-capable I/O with analog switch supplied by VDDA (FT_fla); alternate functions include TRACED0, LPTIM1_OUT, SPI2_MOSI, I2C3_SDA and LPUART1_TX, and ADC1_IN2 is an additional function.
J3 PC2 bidirectional 5 V-tolerant I/O with analog switch supplied by VDDA (FT_la); alternate functions include LPTIM1_IN2, SPI2_MISO, DFSDM1_CKOUT and OCTOSPIM_P1_IO5, and ADC1_IN3 is an additional function.
J4 PA4 bidirectional 3.6 V-tolerant I/O with analog switch supplied by VDDA (TT_a); alternate functions include OCTOSPIM_P1_NCS, SPI1_NSS, SPI3_NSS and USART2_CK, and ADC1_IN9 and DAC1_OUT1 are additional functions.
J5 PA7 bidirectional 5 V-tolerant Fm+-capable I/O with analog switch supplied by VDDA (FT_fla); alternate functions include TIM1_CH1N, TIM3_CH2, I2C3_SCL, SPI1_MOSI and OCTOSPIM_P1_IO2, and OPAMP2_VINM and ADC1_IN12 are additional functions.
J6 PG8 bidirectional 5 V-tolerant Fm+-capable I/O supplied only by VDDIO2 (FT_fs, 1.08 V to 3.6 V); alternate functions include I2C3_SDA and LPUART1_RX.
J7 PF12 bidirectional 5 V-tolerant I/O; alternate functions include OCTOSPIM_P2_DQS, LCD_B0 and FMC_A6.
J8 PF14 bidirectional 5 V-tolerant Fm+-capable I/O; alternate functions include I2C4_SCL, DFSDM1_CKIN6, TSC_G8_IO1, LCD_G0 and FMC_A8.
J9 PF15 bidirectional 5 V-tolerant Fm+-capable I/O; alternate functions include I2C4_SDA, TSC_G8_IO2, LCD_G1 and FMC_A9.
J10 PD12 bidirectional 5 V-tolerant Fm+-capable I/O (FT_fl); alternate functions include TIM4_CH1, I2C4_SCL, USART3_RTS_DE, FMC_A17, SAI2_FS_A and LPTIM2_IN1.
J11 PD11 bidirectional 5 V-tolerant I/O; alternate functions include I2C4_SMBA, USART3_CTS_NSS, FMC_A16, SAI2_SD_A and LPTIM2_ETR.
J12 PD10 bidirectional 5 V-tolerant I/O; alternate functions include USART3_CK, TSC_G6_IO1, FMC_D15 and SAI2_SCK_A.
K1 PG15 bidirectional 5 V-tolerant I/O supplied only by VDDIO2 (FT_s, 1.08 V to 3.6 V); alternate functions include LPTIM1_OUT, I2C1_SMBA, OCTOSPIM_P2_DQS and DCMI_D13.
K2 PC3 bidirectional 5 V-tolerant I/O with analog switch supplied by VDDA (FT_a); alternate functions include LPTIM1_ETR, SAI1_D1, SPI2_MOSI, OCTOSPIM_P1_IO6 and LPTIM2_ETR, and ADC1_IN4 is an additional function.
K3 PA2 bidirectional 5 V-tolerant I/O with analog switch supplied by VDDA (FT_la); alternate functions include TIM2_CH3, USART2_TX, LPUART1_TX, OCTOSPIM_P1_NCS and TIM15_CH1, and ADC1_IN7 and WKUP4/LSCO are additional functions.
K4 PA5 bidirectional 3.6 V-tolerant I/O with analog switch supplied by VDDA (TT_a); alternate functions include TIM2_CH1, TIM2_ETR, TIM8_CH1N, SPI1_SCK and LPTIM2_ETR, and ADC1_IN10 and DAC1_OUT2 are additional functions.
K5 PC4 bidirectional 5 V-tolerant I/O with analog switch supplied by VDDA (FT_a); alternate functions include USART3_TX and OCTOSPIM_P1_IO7, and COMP1_INM and ADC1_IN13 are additional functions.
K6 PF11 bidirectional 5 V-tolerant I/O; alternate functions include LCD_DE, DCMI_D12, DSI_TE and EVENTOUT.
K7 PF13 bidirectional 5 V-tolerant I/O; alternate functions include I2C4_SMBA, DFSDM1_DATIN6, LCD_B1 and FMC_A7.
K8 PD9 bidirectional 5 V-tolerant I/O; alternate functions include USART3_RX, DCMI_PIXCLK, LCD_R4, FMC_D14 and SAI2_MCLK_A.
K9 PD8 bidirectional 5 V-tolerant I/O; alternate functions include USART3_TX, DCMI_HSYNC, LCD_R3, FMC_D13 and EVENTOUT.
K10 PB15 bidirectional 5 V-tolerant I/O; alternate functions include RTC_REFIN, TIM1_CH3N, TIM8_CH3N, SPI2_MOSI, TSC_G1_IO4, SAI2_SD_A and TIM15_CH2.
K11 PB14 bidirectional 5 V-tolerant Fm+-capable I/O (FT_fl); alternate functions include TIM1_CH2N, I2C2_SDA, SPI2_MISO, DFSDM1_DATIN2, USART3_RTS_DE and TIM15_CH1.
K12 PB13 bidirectional 5 V-tolerant Fm+-capable I/O (FT_fl); alternate functions include TIM1_CH1N, I2C2_SCL, SPI2_SCK, USART3_CTS_NSS, LPUART1_CTS and TIM15_CH1N.
L1 VREF+ power_in Positive reference voltage for ADC and DAC: 2 V to VDDA when VDDA is 2 V or higher, and equal to VDDA when VDDA is below 2 V; it is also the VREFBUF_OUT output when the internal buffer is enabled.
L2 PA0 bidirectional 5 V-tolerant I/O with analog switch supplied by VDDA (FT_a); alternate functions include TIM2_CH1, TIM5_CH1, TIM8_ETR, USART2_CTS_NSS and UART4_TX, and OPAMP1_VINP, ADC1_IN5, RTC_TAMP2 and WKUP1 are additional functions.
L3 PA3 bidirectional 3.6 V-tolerant I/O with analog switch supplied by VDDA (TT_a); alternate functions include TIM2_CH4, TIM5_CH4, SAI1_CK1, USART2_RX and LPUART1_RX, and OPAMP1_VOUT and ADC1_IN8 are additional functions.
L4 PA6 bidirectional 5 V-tolerant I/O with analog switch supplied by VDDA (FT_a); alternate functions include TIM1_BKIN, TIM3_CH1, TIM8_BKIN, DCMI_PIXCLK, SPI1_MISO, USART3_CTS_NSS and LPUART1_CTS, and OPAMP2_VINP and ADC1_IN11 are additional functions.
L5 PC5 bidirectional 5 V-tolerant I/O with analog switch supplied by VDDA (FT_a); alternate functions include SAI1_D3 and USART3_RX, and COMP1_INP, ADC1_IN14 and WKUP5 are additional functions.
L6 PB2 bidirectional 5 V-tolerant I/O with analog switch supplied by VDDA (FT_a); alternate functions include RTC_OUT, LPTIM1_OUT, I2C3_SMBA, DFSDM1_CKIN0 and OCTOSPIM_P1_DQS, and COMP1_INP is an additional function.
L7 PE8 bidirectional 5 V-tolerant I/O; alternate functions include TIM1_CH1N, DFSDM1_CKIN2, LCD_B7, FMC_D5 and SAI1_SCK_B.
L8 PE10 bidirectional 5 V-tolerant I/O; alternate functions include TIM1_CH2N, DFSDM1_DATIN4, TSC_G5_IO1, OCTOSPIM_P1_CLK, FMC_D7 and SAI1_MCLK_B.
L9 PE12 bidirectional 5 V-tolerant I/O; alternate functions include TIM1_CH3N, SPI1_NSS, DFSDM1_DATIN5, TSC_G5_IO3, OCTOSPIM_1_IO0 and FMC_D9.
L10 PB10 bidirectional 5 V-tolerant Fm+-capable I/O (FT_fl); alternate functions include TIM2_CH3, I2C4_SCL, I2C2_SCL, SPI2_SCK, USART3_TX, LPUART1_RX, OCTOSPIM_P1_CLK and COMP1_OUT.
L11 PB11 bidirectional 5 V-tolerant Fm+-capable I/O (FT_fl); alternate functions include TIM2_CH4, I2C4_SDA, I2C2_SDA, DFSDM1_CKIN7, USART3_RX, LPUART1_TX and COMP2_OUT.
L12 PB12 bidirectional 5 V-tolerant I/O; alternate functions include TIM1_BKIN, I2C2_SMBA, SPI2_NSS, DFSDM1_DATIN1, USART3_CK, LPUART1_RTS_DE and SAI2_FS_A.
M1 VDDA power_in Analog supply, 1.62 V (ADC/COMP) or 1.8 V (DAC/OPAMP) to 3.6 V, with 2.4 V required when the voltage reference buffer is used.
M2 PA1 bidirectional 5 V-tolerant I/O with analog switch supplied by VDDA (FT_la); alternate functions include TIM2_CH2, TIM5_CH2, I2C1_SMBA, SPI1_SCK, USART2_RTS_DE, UART4_RX and TIM15_CH1N, and OPAMP1_VINM and ADC1_IN6 are additional functions.
M3 OPAMP1_VINM input Inverting input of OPAMP1; input-only pin with a 3.6 V-tolerant structure (TT).
M4 OPAMP2_VINM input Inverting input of OPAMP2; input-only pin with a 3.6 V-tolerant structure (TT).
M5 PB0 bidirectional 3.6 V-tolerant I/O with LCD and analog switch functions (TT_la); alternate functions include TIM1_CH2N, TIM3_CH3, TIM8_CH2N, SPI1_NSS, USART3_CK and COMP1_OUT, and OPAMP2_VOUT and ADC1_IN15 are additional functions.
M6 PB1 bidirectional 5 V-tolerant I/O with analog switch supplied by VDDA (FT_a); alternate functions include TIM1_CH3N, TIM3_CH4, TIM8_CH3N, DFSDM1_DATIN0, USART3_RTS_DE and LPUART1_RTS_DE, and COMP1_INM and ADC1_IN16 are additional functions.
M7 PE7 bidirectional 5 V-tolerant I/O; alternate functions include TIM1_ETR, DFSDM1_DATIN2, LCD_B6, FMC_D4 and SAI1_SD_B.
M8 PE9 bidirectional 5 V-tolerant I/O; alternate functions include TIM1_CH1, DFSDM1_CKOUT, LCD_G2, FMC_D6 and SAI1_FS_B.
M9 PE11 bidirectional 5 V-tolerant I/O; alternate functions include TIM1_CH2, DFSDM1_CKIN4, TSC_G5_IO2, OCTOSPIM_P1_NCS and FMC_D8.
M10 PE13 bidirectional 5 V-tolerant I/O; alternate functions include TIM1_CH3, SPI1_SCK, DFSDM1_CKIN5, TSC_G5_IO4, OCTOSPIM_P1_IO1 and FMC_D10.
M11 PE14 bidirectional 5 V-tolerant I/O; alternate functions include TIM1_CH4, TIM1_BKIN2, SPI1_MISO, OCTOSPIM_P1_IO2 and FMC_D11.
M12 PE15 bidirectional 5 V-tolerant I/O; alternate functions include TIM1_BKIN, SPI1_MOSI, OCTOSPIM_P1_IO3 and FMC_D12.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package UFBGA-132
Category Single Chip Microcomputer/Microcontroller
Pins 132

CAD (KiCad official)

  • Symbol: STM32L4S5QII6
  • Footprint: Package_BGA:UFBGA-132_7x7mm_P0.5mm
  • 3D model: UFBGA-132 (KiCad packages3D, STEP)
  • 3D model files: stm32l4s5qii6-etched.step / stm32l4s5qii6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32l4s5qii6.step / stm32l4s5qii6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (273 pp, sha256 09c1f7f04962417f, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF