Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

STM32L4Q5AGI6

STMicroelectronics · Microcontroller Units (MCUs/MPUs/SOCs) · UFBGA-169

STM32L4Q5AGI6 from STMicroelectronics, in a UFBGA-169. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
A1 PI10 bidirectional 5 V-tolerant (FT) I/O; alternate functions OCTOSPIM_P2_IO1, PSSI_D14 and EVENTOUT.
A2 PH2 bidirectional 5 V-tolerant (FT) I/O; alternate functions OCTOSPIM_P1_IO4 and EVENTOUT.
A3 VDD power_in Main supply 1.71 V to 3.6 V for the I/Os, internal regulator and system analog (reset, power management, internal clocks).
A4 PE0 bidirectional 5 V-tolerant (FT) I/O; alternate functions TIM4_ETR, DCMI_D2/PSSI_D2, LCD_HSYNC, FMC_NBL0, TIM16_CH1 and EVENTOUT.
A5 PB4 (NJTRST) bidirectional 5 V-tolerant I/O with analog switch supplied by VDDA; NJTRST after reset with internal pull-up active; additional COMP2_INP.
A6 PB3 (JTDO/TRACESWO) bidirectional 5 V-tolerant I/O with analog switch supplied by VDDA; JTDO/TRACESWO function, additional COMP2_INM.
A7 VSS power_in Ground pin; all VSS pins must be connected to the external ground.
A8 VDD power_in Main supply 1.71 V to 3.6 V for the I/Os, internal regulator and system analog.
A9 PA15 (JTDI) bidirectional 5 V-tolerant I/O; JTDI after reset with internal pull-up active; alternate functions include TIM2_CH1, TIM2_ETR, USART2_RX, SPI1_NSS and SAI2_FS_B.
A10 PA14 (JTCK/SWCLK) bidirectional 5 V-tolerant I/O; JTCK/SWCLK after reset with internal pull-down active; alternate functions include LPTIM1_OUT, I2C1_SMBA, OTG_FS_SOF and SAI1_FS_B.
A11 PA13 (JTMS/SWDIO) bidirectional 5 V-tolerant I/O; JTMS/SWDIO after reset with internal pull-up active; alternate functions include IR_OUT, OTG_FS_NOE and SAI1_SD_B.
A12 PI0 bidirectional 5 V-tolerant I/O; alternate functions include TIM5_CH4, OCTOSPIM_P1_IO5, SPI2_NSS and DCMI_D13/PSSI_D13.
A13 PH14 bidirectional 5 V-tolerant I/O; alternate functions TIM8_CH2N and DCMI_D4/PSSI_D4.
B1 PI9 bidirectional 5 V-tolerant I/O; alternate functions OCTOSPIM_P2_IO2, CAN1_RX and EVENTOUT.
B2 PI7 bidirectional 5 V-tolerant I/O; alternate functions TIM8_CH3, OCTOSPIM_P2_NCLK and DCMI_D7/PSSI_D7.
B3 VSS power_in Ground pin; all VSS pins must be connected to the external ground.
B4 PE1 bidirectional 5 V-tolerant I/O; alternate functions DCMI_D3/PSSI_D3, LCD_VSYNC, FMC_NBL1 and TIM17_CH1.
B5 PB5 bidirectional 5 V-tolerant I/O with analog switch supplied by VDDA; alternate functions include LPTIM1_IN1, TIM3_CH2, I2C1_SMBA and SPI1_MOSI; additional COMP2_OUT is also on this pin family.
B6 VDDIO2 power_in Supply for the 14 I/Os of port PG[15:2], 1.08 V to 3.6 V when at least one of them is used.
B7 PG9 bidirectional 5 V-tolerant I/O supplied only by VDDIO2; alternate functions include SPI3_SCK, USART1_TX, SDMMC2_D0, FMC_NCE/FMC_NE2 and SAI2_SCK_A.
B8 PD0 bidirectional 5 V-tolerant I/O; alternate functions SPI2_NSS, CAN1_RX, LCD_B4 and FMC_D2.
B9 PI6 bidirectional 5 V-tolerant I/O; alternate functions TIM8_CH2, OCTOSPIM_P2_CLK and DCMI_D6/PSSI_D6.
B10 PI2 bidirectional 5 V-tolerant I/O; alternate functions TIM8_CH4, SPI2_MISO and DCMI_D9/PSSI_D9.
B11 PI1 bidirectional 5 V-tolerant I/O; alternate functions SPI2_SCK and DCMI_D8/PSSI_D8.
B12 PH15 bidirectional 5 V-tolerant I/O; alternate functions TIM8_CH3N, OCTOSPIM_P2_IO6 and DCMI_D11/PSSI_D11.
B13 PH12 bidirectional 5 V-tolerant I/O; alternate functions TIM5_CH3, OCTOSPIM_P2_IO7 and DCMI_D3/PSSI_D3.
C1 VDD power_in Main supply 1.71 V to 3.6 V for the I/Os, internal regulator and system analog.
C2 VSS power_in Ground pin; all VSS pins must be connected to the external ground.
C3 PI11 bidirectional 5 V-tolerant I/O; alternate functions OCTOSPIM_P2_IO0, PSSI_D15 and EVENTOUT.
C4 PB8 bidirectional 5 V-tolerant I/O with Fm+ capability; alternate functions include TIM4_CH3, I2C1_SCL, CAN1_RX, SDMMC1_D4 and TIM16_CH1.
C5 PB6 bidirectional 5 V-tolerant I/O with analog switch supplied by VDDA; alternate functions include LPTIM1_ETR, TIM4_CH1, I2C1_SCL and USART1_TX; additional COMP2_INP.
C6 PG15 bidirectional 5 V-tolerant I/O with Fm+ capability supplied only by VDDIO2; alternate functions LPTIM1_OUT, I2C1_SMBA, OCTOSPIM_P2_DQS and DCMI_D13/PSSI_D13.
C7 PD4 bidirectional 5 V-tolerant I/O; alternate functions SPI2_MOSI, DFSDM1_CKIN0, USART2_RTS_DE, SDMMC2_CKIN and FMC_NOE.
C8 PD1 bidirectional 5 V-tolerant I/O; alternate functions SPI2_SCK, CAN1_TX, LCD_B5 and FMC_D3.
C9 PH13 bidirectional 5 V-tolerant I/O; alternate functions TIM8_CH1N, CAN1_TX and EVENTOUT.
C10 PI3 bidirectional 5 V-tolerant I/O; alternate functions TIM8_ETR, SPI2_MOSI and DCMI_D10/PSSI_D10.
C11 PI8 bidirectional 5 V-tolerant I/O; alternate functions OCTOSPIM_P2_NCS, DCMI_D12/PSSI_D12 and EVENTOUT.
C12 VSS power_in Ground pin; all VSS pins must be connected to the external ground.
C13 VDD power_in Main supply 1.71 V to 3.6 V for the I/Os, internal regulator and system analog.
D1 PE4 bidirectional 5 V-tolerant I/O; alternate functions TRACED1, TIM3_CH2, SAI1_D2, DFSDM1_DATIN3, DCMI_D4/PSSI_D4 and SAI1_FS_A.
D2 PE3 bidirectional 5 V-tolerant I/O (FT_l); alternate functions TRACED0, TIM3_CH1, OCTOSPIM_P1_DQS, LCD_R6 and FMC_A19.
D3 PE2 bidirectional 5 V-tolerant I/O (FT_l); alternate functions TRACECK, TIM3_ETR, SAI1_CK1, LCD_R7 and FMC_A23.
D4 PB9 bidirectional 5 V-tolerant I/O with Fm+ capability; alternate functions IR_OUT, TIM4_CH4, I2C1_SDA, CAN1_TX, SAI1_FS_A and TIM17_CH1.
D5 PB7 bidirectional 5 V-tolerant I/O with Fm+ capability and analog switch supplied by VDDA; alternate functions include LPTIM1_IN2, TIM4_CH2, I2C1_SDA and USART1_RX; additional COMP2_INM and PVD_IN.
D6 PG10 bidirectional 5 V-tolerant I/O supplied only by VDDIO2; alternate functions include LPTIM1_IN1, SPI3_MISO, USART1_RX, FMC_NE3 and TIM15_CH1.
D7 PD5 bidirectional 5 V-tolerant I/O; alternate functions USART2_TX, OCTOSPIM_P1_IO5, FMC_NWE and EVENTOUT.
D8 PD2 bidirectional 5 V-tolerant I/O; alternate functions TRACED2, TIM3_ETR, USART3_RTS_DE, UART5_RX, TSC_SYNC and SDMMC1_CMD.
D9 PC10 bidirectional 5 V-tolerant I/O; alternate functions TRACED1, DCMI_VSYNC/PSSI_RDY, SPI3_SCK, USART3_TX, UART4_TX and SDMMC1_D2.
D10 PI4 bidirectional 5 V-tolerant I/O; alternate functions TIM8_BKIN and DCMI_D5/PSSI_D5.
D11 PH9 bidirectional 5 V-tolerant I/O; alternate functions I2C3_SMBA, OCTOSPIM_P2_IO4 and DCMI_D0/PSSI_D0.
D12 PH7 bidirectional 5 V-tolerant I/O with Fm+ capability; alternate functions I2C3_SCL, OCTOSPIM_P2_NCLK and DCMI_D9/PSSI_D9.
D13 PA12 bidirectional 5 V-tolerant I/O with USB function supplied by VDDUSB; alternate functions TIM1_ETR, SPI1_MOSI, USART1_RTS_DE, CAN1_TX, OTG_FS_DP and LCD_VSYNC.
E1 PC13 bidirectional 5 V-tolerant I/O supplied through the power switch, which sinks only 3 mA, so speed is limited to 2 MHz with 30 pF and it must not drive current sources; additional RTC_TAMP1/RTC_TS/RTC_OUT and WKUP2.
E2 VBAT power_in Backup supply 1.55 V to 3.6 V for the RTC, 32 kHz oscillator and backup registers when VDD is not present.
E3 PE6 bidirectional 5 V-tolerant I/O; alternate functions TRACED3, TIM3_CH4, SAI1_D1, DCMI_D7/PSSI_D7, LCD_G6, FMC_A22 and SAI1_SD_A; additional RTC_TAMP3 and WKUP3.
E4 PE5 bidirectional 5 V-tolerant I/O; alternate functions TRACED2, TIM3_CH3, SAI1_CK2, DFSDM1_CKIN3, DCMI_D6/PSSI_D6 and FMC_A21.
E5 PH3-BOOT0 bidirectional 5 V-tolerant I/O that can also provide the BOOT0 boot-mode selection pin (BOOT0 may come from this pin or from an option bit).
E6 PG11 bidirectional 5 V-tolerant I/O supplied only by VDDIO2; alternate functions LPTIM1_IN2, OCTOSPIM_P1_IO5, SPI3_MOSI, USART1_CTS_NSS, SDMMC2_D2 and TIM15_CH2.
E7 PD6 bidirectional 5 V-tolerant I/O; alternate functions SAI1_D1, DCMI_D10/PSSI_D10, SPI3_MOSI, USART2_RX, LCD_DE, FMC_NWAIT and SAI1_SD_A.
E8 PD3 bidirectional 5 V-tolerant I/O; alternate functions SPI2_SCK, DCMI_D5/PSSI_D5, SPI2_MISO, USART2_CTS_NSS, LCD_CLK and FMC_CLK.
E9 PC11 bidirectional 5 V-tolerant I/O; alternate functions DCMI_D2/PSSI_D2, OCTOSPIM_P1_NCS, SPI3_MISO, USART3_RX, UART4_RX and SDMMC1_D3.
E10 PI5 bidirectional 5 V-tolerant I/O; alternate functions TIM8_CH1, OCTOSPIM_P2_NCS and DCMI_VSYNC/PSSI_RDY.
E11 PH6 bidirectional 5 V-tolerant I/O; alternate functions I2C2_SMBA, OCTOSPIM_P2_CLK and DCMI_D8/PSSI_D8.
E12 VDDUSB power_in USB transceiver supply 3.0 V to 3.6 V when USB is used.
E13 PA11 bidirectional 5 V-tolerant I/O with USB function supplied by VDDUSB; alternate functions TIM1_CH4, SPI1_MISO, USART1_CTS_NSS, CAN1_RX, OTG_FS_DM and LCD_DE.
F1 PC14-OSC32_IN bidirectional 5 V-tolerant I/O supplied through the power switch, limited to 3 mA sink and 2 MHz / 30 pF in output mode, not usable as current source; OSC32_IN LSE oscillator input.
F2 VSS power_in Ground pin; all VSS pins must be connected to the external ground.
F3 PF2 bidirectional 5 V-tolerant I/O; alternate functions I2C2_SMBA, OCTOSPIM_P2_IO2, FMC_A2 and EVENTOUT.
F4 PF1 bidirectional 5 V-tolerant I/O with Fm+ capability; alternate functions I2C2_SCL, OCTOSPIM_P2_IO1, FMC_A1 and EVENTOUT.
F5 PF0 bidirectional 5 V-tolerant I/O with Fm+ capability; alternate functions I2C2_SDA, OCTOSPIM_P2_IO0, FMC_A0 and EVENTOUT.
F6 PG12 bidirectional 5 V-tolerant I/O supplied only by VDDIO2; alternate functions LPTIM1_ETR, OCTOSPIM_P2_NCS, SPI3_NSS, USART1_RTS_DE, SDMMC2_D3 and FMC_NE4.
F7 PD7 bidirectional 5 V-tolerant I/O; alternate functions DFSDM1_CKIN1, USART2_CK, SDMMC2_CMD, OCTOSPIM_P1_IO7 and FMC_NCE/FMC_NE1.
F8 PC12 bidirectional 5 V-tolerant I/O; alternate functions TRACED3, SPI3_MOSI, USART3_CK, UART5_TX, DCMI_D9/PSSI_D9 and SDMMC1_CK.
F9 PA10 bidirectional 5 V-tolerant I/O with Fm+ capability and USB function supplied by VDDUSB; alternate functions TIM1_CH3, SAI1_D1, DCMI_D1/PSSI_D1, USART1_RX, OTG_FS_ID and TIM17_BKIN.
F10 PA9 bidirectional 5 V-tolerant I/O with Fm+ capability and USB function (OTG_FS_VBUS) supplied by VDDUSB; alternate functions TIM1_CH2, SPI2_SCK, DCMI_D0/PSSI_D0, USART1_TX and TIM15_BKIN.
F11 PC6 bidirectional 5 V-tolerant I/O; alternate functions TIM3_CH1, TIM8_CH1, DFSDM1_CKIN3, SDMMC2_D6, TSC_G4_IO1, DCMI_D0/PSSI_D0 and SDMMC1_D6.
F12 VDDIO2 power_in Supply for the 14 I/Os of port PG[15:2], 1.08 V to 3.6 V when at least one of them is used.
F13 VSS power_in Ground pin; all VSS pins must be connected to the external ground.
G1 PC15-OSC32_OUT bidirectional 5 V-tolerant I/O supplied through the power switch, limited to 3 mA sink and 2 MHz / 30 pF in output mode, not usable as current source; OSC32_OUT LSE oscillator output.
G2 VDD power_in Main supply 1.71 V to 3.6 V for the I/Os, internal regulator and system analog.
G3 PF3 bidirectional 5 V-tolerant I/O; alternate functions OCTOSPIM_P2_IO3, FMC_A3 and EVENTOUT.
G4 PF4 bidirectional 5 V-tolerant I/O; alternate functions OCTOSPIM_P2_CLK, FMC_A4 and EVENTOUT.
G5 PF5 bidirectional 5 V-tolerant I/O; alternate functions OCTOSPIM_P2_NCLK, FMC_A5 and EVENTOUT.
G6 PG14 bidirectional 5 V-tolerant I/O with Fm+ capability supplied only by VDDIO2; alternate functions I2C1_SCL, LCD_R1, FMC_A25 and EVENTOUT.
G7 PG13 bidirectional 5 V-tolerant I/O with Fm+ capability supplied only by VDDIO2; alternate functions I2C1_SDA, USART1_CK, LCD_R0 and FMC_A24.
G8 PA8 bidirectional 5 V-tolerant I/O with Fm+ capability; alternate functions MCO, TIM1_CH1, SAI1_CK2, USART1_CK, OTG_FS_SOF, LCD_B7 and LPTIM2_OUT.
G9 PC9 bidirectional 5 V-tolerant I/O with Fm+ capability; alternate functions TRACED0, TIM8_BKIN2, TIM3_CH4, TIM8_CH4, DCMI_D3/PSSI_D3, I2C3_SDA, OTG_FS_NOE and SDMMC1_D1.
G10 PC8 bidirectional 5 V-tolerant I/O; alternate functions TIM3_CH3, TIM8_CH3, TSC_G4_IO3, DCMI_D2/PSSI_D2 and SDMMC1_D0.
G11 PG6 bidirectional 5 V-tolerant I/O supplied only by VDDIO2; alternate functions OCTOSPIM_P1_DQS, I2C3_SMBA, LPUART1_RTS_DE and LCD_R1.
G12 PC7 bidirectional 5 V-tolerant I/O; alternate functions TIM3_CH2, TIM8_CH2, DFSDM1_DATIN3, SDMMC2_D7, DCMI_D1/PSSI_D1, LCD_B6 and SDMMC1_D7.
G13 VDD power_in Main supply 1.71 V to 3.6 V for the I/Os, internal regulator and system analog; see review_required for the VDD_15 label printed on the same ball.
H1 PH0-OSC_IN (PH0) bidirectional 5 V-tolerant I/O; additional function OSC_IN (HSE oscillator input) and alternate function EVENTOUT.
H2 VSS power_in Ground pin; all VSS pins must be connected to the external ground.
H3 NRST bidirectional Bidirectional reset pin with embedded weak pull-up resistor.
H4 PF10 bidirectional 5 V-tolerant I/O; alternate functions OCTOSPIM_P1_CLK, PSSI_D15, DFSDM1_CKOUT, DCMI_D11/PSSI_D11, SAI1_D3 and TIM15_CH2.
H5 PC4 bidirectional 5 V-tolerant I/O with analog switch supplied by VDDA; alternate functions OCTOSPIM_P2_NCS, USART3_TX and OCTOSPIM_P1_IO7; additional COMP1_INM and ADC12_IN13.
H6 PG1 bidirectional 5 V-tolerant I/O; alternate functions OCTOSPIM_P2_IO5, TSC_G8_IO4 and FMC_A11.
H7 PE10 bidirectional 5 V-tolerant I/O; alternate functions TIM1_CH2N, TSC_G5_IO1, OCTOSPIM_P1_CLK, LCD_G3, FMC_D7 and SAI1_MCLK_B.
H8 PB11 bidirectional 5 V-tolerant I/O with Fm+ capability; alternate functions TIM2_CH4, I2C4_SDA, I2C2_SDA, USART3_RX, LPUART1_TX and COMP2_OUT.
H9 PG8 bidirectional 5 V-tolerant I/O with Fm+ capability supplied only by VDDIO2; alternate functions I2C3_SDA, LPUART1_RX and EVENTOUT.
H10 PG7 bidirectional 5 V-tolerant I/O with Fm+ capability supplied only by VDDIO2; alternate functions SAI1_CK1, I2C3_SCL, OCTOSPIM_P2_DQS, DFSDM1_CKOUT, LPUART1_TX and FMC_INT.
H11 PD15 bidirectional 5 V-tolerant I/O; alternate functions TIM4_CH4, LCD_B3, FMC_D1 and EVENTOUT.
H12 VSS power_in Ground pin; all VSS pins must be connected to the external ground.
H13 VDD power_in Main supply 1.71 V to 3.6 V for the I/Os, internal regulator and system analog.
J1 PH1-OSC_OUT bidirectional 5 V-tolerant I/O; additional function OSC_OUT (HSE oscillator output) and alternate function EVENTOUT.
J2 PC0 bidirectional 5 V-tolerant I/O with Fm+ capability and analog switch supplied by VDDA; alternate functions LPTIM1_IN1, I2C3_SCL, LPUART1_RX, LCD_DE and SDMMC1_CMD; additional ADC12_IN1.
J3 PC1 bidirectional 5 V-tolerant I/O with Fm+ capability and analog switch supplied by VDDA; alternate functions TRACED0, LPTIM1_OUT, SPI2_MOSI, I2C3_SDA and LPUART1_TX; additional ADC12_IN2.
J4 PC2 bidirectional 5 V-tolerant I/O with analog switch supplied by VDDA; alternate functions LPTIM1_IN2, SPI2_MISO, DFSDM1_CKOUT and LCD_HSYNC; additional ADC12_IN3.
J5 PC5 bidirectional 5 V-tolerant I/O with analog switch supplied by VDDA; alternate functions SAI1_D3, PSSI_D15, USART3_RX and LCD_CLK; additional COMP1_INP, ADC12_IN14 and WKUP5.
J6 PG0 bidirectional 5 V-tolerant I/O; alternate functions OCTOSPIM_P2_IO4, TSC_G8_IO3 and FMC_A10.
J7 PE9 bidirectional 5 V-tolerant I/O; alternate functions TIM1_CH1, DFSDM1_CKOUT, OCTOSPIM_P1_NCLK, LCD_G2, FMC_D6 and SAI1_FS_B.
J8 PE15 bidirectional 5 V-tolerant I/O; alternate functions TIM1_BKIN, SPI1_MOSI, OCTOSPIM_P1_IO3, LCD_R2 and FMC_D12.
J9 PG5 bidirectional 5 V-tolerant I/O supplied only by VDDIO2; alternate functions SPI1_NSS, LPUART1_CTS, SDMMC2_D7, FMC_A15 and SAI2_SD_B.
J10 PG4 bidirectional 5 V-tolerant I/O supplied only by VDDIO2; alternate functions SPI1_MOSI, SDMMC2_D6, FMC_A14 and SAI2_MCLK_B.
J11 PG3 bidirectional 5 V-tolerant I/O supplied only by VDDIO2; alternate functions SPI1_MISO, SDMMC2_D5, FMC_A13 and SAI2_FS_B.
J12 PG2 bidirectional 5 V-tolerant I/O supplied only by VDDIO2; alternate functions SPI1_SCK, SDMMC2_D4, FMC_A12 and SAI2_SCK_B.
J13 PD10 bidirectional 5 V-tolerant I/O; alternate functions USART3_CK, TSC_G6_IO1, LCD_R5, FMC_D15 and SAI2_SCK_A.
K1 PC3 bidirectional 5 V-tolerant I/O with analog switch supplied by VDDA; alternate functions LPTIM1_ETR, SAI1_D1, SPI2_MOSI, OCTOSPIM_P1_IO6 and SAI1_SD_A; additional ADC12_IN4.
K2 VSSA/VREF- power_in Analog ground and negative reference for the ADC/DAC; VREF- must always be equal to VSSA.
K3 PA0 bidirectional 5 V-tolerant I/O with analog switch supplied by VDDA; alternate functions TIM2_CH1, TIM5_CH1, TIM8_ETR, USART2_CTS_NSS and UART4_TX; additional OPAMP1_VINP, ADC12_IN5, RTC_TAMP2 and WKUP1.
K4 PA5 bidirectional 3.6 V-tolerant I/O with analog switch supplied by VDDA; alternate functions TIM2_CH1, TIM2_ETR, TIM8_CH1N, PSSI_D14, SPI1_SCK and LPTIM2_ETR; additional ADC12_IN10 and DAC1_OUT2.
K5 PB0 bidirectional 3.6 V-tolerant I/O with analog switch supplied by VDDA; alternate functions TIM1_CH2N, TIM3_CH3, TIM8_CH2N, SPI1_NSS, USART3_CK, LCD_B6 and COMP1_OUT; additional OPAMP2_VOUT and ADC12_IN15.
K6 PF15 bidirectional 5 V-tolerant I/O with Fm+ capability; alternate functions I2C4_SDA, TSC_G8_IO2, LCD_G1 and FMC_A9.
K7 PE8 bidirectional 5 V-tolerant I/O; alternate functions TIM1_CH1N, DFSDM1_CKIN2, LCD_B7, FMC_D5 and SAI1_SCK_B.
K8 PE14 bidirectional 5 V-tolerant I/O; alternate functions TIM1_CH4, TIM1_BKIN2, SPI1_MISO, OCTOSPIM_P1_IO2, LCD_G7 and FMC_D11.
K9 PH4 bidirectional 5 V-tolerant I/O with Fm+ capability; alternate functions I2C2_SCL, OCTOSPIM_P2_DQS and PSSI_D14.
K10 PD14 bidirectional 5 V-tolerant I/O; alternate functions TIM4_CH3, LCD_B2, FMC_D0 and EVENTOUT.
K11 PD12 bidirectional 5 V-tolerant I/O with Fm+ capability; alternate functions TIM4_CH1, I2C4_SCL, USART3_RTS_DE, TSC_G6_IO3, LCD_R7 and FMC_A17.
K12 PD11 bidirectional 5 V-tolerant I/O; alternate functions I2C4_SMBA, USART3_CTS_NSS, TSC_G6_IO2, LCD_R6, FMC_A16 and SAI2_SD_A.
K13 PD13 bidirectional 5 V-tolerant I/O with Fm+ capability; alternate functions TIM4_CH2, I2C4_SDA, TSC_G6_IO4, FMC_A18 and LPTIM2_OUT.
L1 VREF+ power_in Positive reference voltage for the ADC/DAC and output of the internal voltage reference buffer when enabled; must be between 2 V and VDDA when VDDA >= 2 V.
L2 VDDA power_in Analog supply 1.62 V (ADC/COMP) or 1.8 V (DAC/OPAMP) to 3.6 V, and at least 2.4 V when VREFBUF is used.
L3 PA4 bidirectional 3.6 V-tolerant I/O with analog switch supplied by VDDA; alternate functions OCTOSPIM_P1_NCS, SPI1_NSS, SPI3_NSS, USART2_CK, LCD_CLK and LPTIM2_OUT; additional ADC12_IN9 and DAC1_OUT1.
L4 PA7 bidirectional 5 V-tolerant I/O with Fm+ capability and analog switch supplied by VDDA; alternate functions TIM1_CH1N, TIM3_CH2, TIM8_CH1N, I2C3_SCL, SPI1_MOSI and TIM17_CH1; additional OPAMP2_VINM and ADC12_IN12.
L5 PB1 bidirectional 5 V-tolerant I/O with analog switch supplied by VDDA; alternate functions TIM1_CH3N, TIM3_CH4, TIM8_CH3N, DFSDM1_DATIN0, USART3_RTS_DE, LPUART1_RTS_DE and LCD_G6; additional COMP1_INM and ADC12_IN16.
L6 PF14 bidirectional 5 V-tolerant I/O with Fm+ capability; alternate functions I2C4_SCL, TSC_G8_IO1, LCD_G0 and FMC_A8.
L7 PE7 bidirectional 5 V-tolerant I/O; alternate functions TIM1_ETR, DFSDM1_DATIN2, LCD_B6, FMC_D4 and SAI1_SD_B.
L8 PE13 bidirectional 5 V-tolerant I/O; alternate functions TIM1_CH3, SPI1_SCK, TSC_G5_IO4, OCTOSPIM_P1_IO1, LCD_G6 and FMC_D10.
L9 PH5 bidirectional 5 V-tolerant I/O with Fm+ capability; alternate functions I2C2_SDA and DCMI_PIXCLK/PSSI_PDCK.
L10 PD9 bidirectional 5 V-tolerant I/O; alternate functions USART3_RX, DCMI_PIXCLK/PSSI_PDCK, LCD_R4, FMC_D14 and SAI2_MCLK_A.
L11 PD8 bidirectional 5 V-tolerant I/O; alternate functions USART3_TX, DCMI_HSYNC/PSSI_DE, LCD_R3, FMC_D13 and EVENTOUT.
L12 VDD power_in Main supply 1.71 V to 3.6 V for the I/Os, internal regulator and system analog.
L13 VSS power_in Ground pin; all VSS pins must be connected to the external ground.
M1 OPAMP1_VINM input Dedicated inverting input of OPAMP1, 3.6 V-tolerant (TT) input-only pin.
M2 PA3 bidirectional 3.6 V-tolerant I/O with analog switch supplied by VDDA; alternate functions TIM2_CH4, TIM5_CH4, SAI1_CK1, USART2_RX, LPUART1_RX, OCTOSPIM_P1_CLK and TIM15_CH2; additional OPAMP1_VOUT and ADC12_IN8.
M3 VSS power_in Ground pin; all VSS pins must be connected to the external ground.
M4 PA6 bidirectional 5 V-tolerant I/O with analog switch supplied by VDDA; alternate functions TIM1_BKIN, TIM3_CH1, TIM8_BKIN, DCMI_PIXCLK/PSSI_PDCK, SPI1_MISO, LPUART1_CTS and TIM16_CH1; additional OPAMP2_VINP and ADC12_IN11.
M5 PF11 bidirectional 5 V-tolerant I/O; alternate functions OCTOSPIM_P1_NCLK, LCD_DE, DCMI_D12/PSSI_D12 and EVENTOUT.
M6 PF13 bidirectional 5 V-tolerant I/O; alternate functions I2C4_SMBA, LCD_B1, FMC_A7 and EVENTOUT.
M7 VSS power_in Ground pin; all VSS pins must be connected to the external ground.
M8 PE12 bidirectional 5 V-tolerant I/O; alternate functions TIM1_CH3N, SPI1_NSS, TSC_G5_IO3, OCTOSPIM_P1_IO0, LCD_G5 and FMC_D9.
M9 PH10 bidirectional 5 V-tolerant I/O; alternate functions TIM5_CH1, OCTOSPIM_P2_IO5, DCMI_D1/PSSI_D1 and EVENTOUT.
M10 PH11 bidirectional 5 V-tolerant I/O; alternate functions TIM5_CH2, OCTOSPIM_P2_IO6, DCMI_D2/PSSI_D2 and EVENTOUT.
M11 VSS power_in Ground pin; all VSS pins must be connected to the external ground.
M12 PB15 bidirectional 5 V-tolerant I/O; alternate functions RTC_REFIN, TIM1_CH3N, TIM8_CH3N, SPI2_MOSI, DFSDM1_CKIN2, TSC_G1_IO4 and TIM15_CH2.
M13 PB14 bidirectional 5 V-tolerant I/O with Fm+ capability; alternate functions TIM1_CH2N, TIM8_CH2N, I2C2_SDA, SPI2_MISO, DFSDM1_DATIN2, USART3_RTS_DE and TIM15_CH1.
N1 PA2 bidirectional 5 V-tolerant I/O with analog switch supplied by VDDA; alternate functions TIM2_CH3, TIM5_CH3, USART2_TX, LPUART1_TX, OCTOSPIM_P1_NCS and TIM15_CH1; additional ADC12_IN7 and WKUP4/LSCO.
N2 PA1 bidirectional 5 V-tolerant I/O with analog switch supplied by VDDA; alternate functions TIM2_CH2, TIM5_CH2, I2C1_SMBA, SPI1_SCK, USART2_RTS_DE, UART4_RX and TIM15_CH1N; additional OPAMP1_VINM and ADC12_IN6.
N3 VDD power_in Main supply 1.71 V to 3.6 V for the I/Os, internal regulator and system analog.
N4 OPAMP2_VINM input Dedicated inverting input of OPAMP2, 3.6 V-tolerant (TT) input-only pin.
N5 PB2 bidirectional 5 V-tolerant I/O with analog switch supplied by VDDA; alternate functions RTC_OUT2, LPTIM1_OUT, I2C3_SMBA, DFSDM1_CKIN0 and OCTOSPIM_P1_DQS; additional COMP1_INP.
N6 PF12 bidirectional 5 V-tolerant I/O; alternate functions OCTOSPIM_P2_DQS, LCD_B0, FMC_A6 and EVENTOUT.
N7 VDD power_in Main supply 1.71 V to 3.6 V for the I/Os, internal regulator and system analog.
N8 PE11 bidirectional 5 V-tolerant I/O; alternate functions TIM1_CH2, TSC_G5_IO2, OCTOSPIM_P1_NCS, LCD_G4 and FMC_D8.
N9 PB10 bidirectional 5 V-tolerant I/O with Fm+ capability; alternate functions TIM2_CH3, I2C4_SCL, I2C2_SCL, SPI2_SCK, OCTOSPIM_P1_IO3, USART3_TX, LPUART1_RX and SAI1_SCK_A.
N10 PH8 bidirectional 5 V-tolerant I/O with Fm+ capability; alternate functions I2C3_SDA, OCTOSPIM_P2_IO3 and DCMI_HSYNC/PSSI_DE.
N11 VDD power_in Main supply 1.71 V to 3.6 V for the I/Os, internal regulator and system analog.
N12 PB12 bidirectional 5 V-tolerant I/O; alternate functions TIM1_BKIN, I2C2_SMBA, SPI2_NSS, DFSDM1_DATIN1, USART3_CK, LPUART1_RTS_DE, TSC_G1_IO1 and SAI2_FS_A.
N13 PB13 bidirectional 5 V-tolerant I/O with Fm+ capability; alternate functions TIM1_CH1N, I2C2_SCL, SPI2_SCK, DFSDM1_CKIN1, USART3_CTS_NSS, LPUART1_CTS, TSC_G1_IO2 and SAI2_SCK_A.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package UFBGA-169
Category Single Chip Microcomputer/Microcontroller
Pins 169

CAD (KiCad official)

  • Symbol: STM32L4Q5AGI6
  • Footprint: Package_BGA:UFBGA-169_7x7mm_Layout13x13_P0.5mm
  • 3D model: UFBGA-169 (KiCad packages3D, STEP)
  • 3D model files: stm32l4q5agi6-etched.step / stm32l4q5agi6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32l4q5agi6.step / stm32l4q5agi6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (285 pp, sha256 614dc3c69063136f, retrieved 2026-10-11, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF