component

STM32L476RCT6

Public Made by Adom

by adom

STMicroelectronics Microcontrollers (MCU/MPU/SOC), LQFP-64(10x10). Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentmcustm32l476rct6
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

STM32L476RCT6

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-64(10x10)

STM32L476RCT6 from STMicroelectronics, in a LQFP-64(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VBAT power_in Backup battery supply (1.55 V-3.6 V) for RTC, LSE oscillator, and 32 backup registers when VDD is off.
2 PC13 bidirectional GPIO in VBAT domain; also RTC tamper/timestamp, WKUP2 wakeup, RTC_OUT alternate.
3 PC14-OSC32_IN bidirectional PC14 GPIO / LSE 32.768 kHz crystal input. Function after reset is OSC32_IN alternate on PC14.
4 PC15-OSC32_OUT bidirectional PC15 GPIO / LSE 32.768 kHz crystal output.
5 PH0-OSC_IN bidirectional PH0 GPIO / HSE main crystal oscillator input (4-48 MHz).
6 PH1-OSC_OUT bidirectional PH1 GPIO / HSE main crystal oscillator output.
7 NRST bidirectional Bidirectional device reset with internal weak pull-up. Active low.
8 PC0 bidirectional 5 V-tolerant GPIO with analog switch; alt: LPTIM1_IN1, I2C3_SCL, LPUART1_RX, LCD_SEG18; add'l: ADC123_IN1.
9 PC1 bidirectional 5 V-tolerant GPIO with analog switch; alt: LPTIM1_OUT, I2C3_SDA, LPUART1_TX, SAI1_SD_A, LCD_SEG19; add'l: ADC123_IN2.
10 PC2 bidirectional 5 V-tolerant GPIO with analog switch; alt: SPI2_MISO, DFSDM_CKOUT, LCD_SEG20; add'l: ADC123_IN3.
11 PC3 bidirectional 5 V-tolerant GPIO with analog switch; alt: SPI2_MOSI, SAI1_SD_A, LCD_VLCD, LPTIM2_ETR; add'l: ADC123_IN4.
12 VSSA/VREF- power_in Analog ground and negative reference voltage for ADC/DAC/VREFBUF. Tied together in LQFP64.
13 VDDA/VREF+ power_in Analog supply (1.62 V-3.6 V) and positive reference for ADC/DAC/VREFBUF/comparators/opamps. Tied together in LQFP64.
14 PA0 bidirectional 5 V-tolerant GPIO with analog switch; alt: TIM2_CH1, TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, SAI1_EXTCLK, TSC_G1_IO1, LCD_SEG0; add'l: ADC12_IN5, COMP1_INM, WKUP1, RTC_TAMP2.
15 PA1 bidirectional 5 V-tolerant GPIO with analog switch; alt: TIM2_CH2, TIM5_CH2, TIM15_CH1N, SPI1_SCK, USART2_RTS_DE, UART4_RX, LCD_SEG1, TSC_G1_IO2; add'l: ADC12_IN6, OPAMP1_VINP/VINM.
16 PA2 bidirectional 5 V-tolerant GPIO with analog switch; alt: TIM2_CH3, TIM5_CH3, TIM15_CH1, USART2_TX, LPUART1_TX, QUADSPI_BK1_NCS, SAI2_EXTCLK, LCD_SEG0, TSC_G1_IO3; add'l: ADC12_IN7, WKUP4, COMP2_INM.
17 PA3 bidirectional 3.6 V-tolerant GPIO; alt: TIM2_CH4, TIM5_CH4, TIM15_CH2, USART2_RX, LPUART1_RX, QUADSPI_CLK, SAI1_MCLK_A, LCD_SEG2; add'l: ADC12_IN8, OPAMP1_VOUT, VREF+ out.
18 VSS power_in Digital ground.
19 VDD power_in Digital supply (1.71 V-3.6 V).
20 PA4 bidirectional 3.6 V-tolerant GPIO with analog switch; alt: SPI1_NSS, SPI3_NSS, USART2_CK, SAI1_FS_B, LPTIM2_OUT; add'l: ADC12_IN9, DAC1_OUT1, OPAMP1_VINP.
21 PA5 bidirectional 3.6 V-tolerant GPIO with analog switch; alt: TIM2_CH1, TIM2_ETR, TIM8_CH1N, SPI1_SCK, LPTIM2_ETR; add'l: ADC12_IN10, DAC1_OUT2, OPAMP1_VOUT.
22 PA6 bidirectional 5 V-tolerant GPIO with analog switch; alt: TIM1_BKIN, TIM3_CH1, TIM8_BKIN, TIM16_CH1, SPI1_MISO, USART3_CTS, LPUART1_CTS, QUADSPI_BK1_IO3, LCD_SEG3, TSC_G2_IO3; add'l: ADC12_IN11, COMP1_INM.
23 PA7 bidirectional 5 V-tolerant GPIO with analog switch; alt: TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI, QUADSPI_BK1_IO2, LCD_SEG4, TIM17_CH1; add'l: ADC12_IN12, OPAMP2_VINM.
24 PC4 bidirectional 5 V-tolerant GPIO with analog switch; alt: USART3_TX, LCD_SEG22; add'l: ADC12_IN13, COMP1_INM.
25 PC5 bidirectional 5 V-tolerant GPIO with analog switch; alt: USART3_RX, LCD_SEG23; add'l: ADC12_IN14, COMP1_INP, WKUP5.
26 PB0 bidirectional 3.6 V-tolerant GPIO with analog switch; alt: TIM1_CH2N, TIM3_CH3, TIM8_CH2N, USART3_CK, QUADSPI_BK1_IO1, LCD_SEG5, COMP1_OUT; add'l: ADC12_IN15, OPAMP2_VOUT.
27 PB1 bidirectional 5 V-tolerant GPIO with analog switch; alt: TIM1_CH3N, TIM3_CH4, TIM8_CH3N, DFSDM_DATIN0, USART3_RTS_DE, QUADSPI_BK1_IO0, LCD_SEG6, LPTIM2_IN1; add'l: ADC12_IN16, COMP1_INM.
28 PB2 bidirectional 5 V-tolerant GPIO with analog switch; alt: RTC_OUT, LPTIM1_OUT, I2C3_SMBA, DFSDM_CKIN0; add'l: COMP1_INP.
29 PB10 bidirectional 5 V-tolerant Fm+/LCD GPIO; alt: TIM2_CH3, I2C2_SCL, SPI2_SCK, USART3_TX, LPUART1_RX, QUADSPI_CLK, SAI1_SCK_A, LCD_SEG10, TSC_SYNC, COMP1_OUT.
30 PB11 bidirectional 5 V-tolerant Fm+/LCD GPIO; alt: TIM2_CH4, I2C2_SDA, USART3_RX, LPUART1_TX, QUADSPI_BK1_NCS, LCD_SEG11, COMP2_OUT.
31 VSS power_in Digital ground.
32 VDD power_in Digital supply (1.71 V-3.6 V).
33 PB12 bidirectional 5 V-tolerant LCD GPIO; alt: TIM1_BKIN, TIM15_BKIN, I2C2_SMBA, SPI2_NSS, USART3_CK, LPUART1_RTS_DE, SAI2_FS_A, LCD_SEG12, TSC_G1_IO1; add'l: COMP2_INP.
34 PB13 bidirectional 5 V-tolerant Fm+/LCD GPIO; alt: TIM1_CH1N, TIM15_CH1N, I2C2_SCL, SPI2_SCK, USART3_CTS, LPUART1_CTS, SAI2_SCK_A, LCD_SEG13, TSC_G1_IO2; add'l: COMP2_INM.
35 PB14 bidirectional 5 V-tolerant Fm+/LCD GPIO; alt: TIM1_CH2N, TIM15_CH1, I2C2_SDA, SPI2_MISO, USART3_RTS_DE, SAI2_MCLK_A, LCD_SEG14, TSC_G1_IO3; add'l: COMP2_INP.
36 PB15 bidirectional 5 V-tolerant LCD GPIO; alt: RTC_REFIN, TIM1_CH3N, TIM15_CH2, SPI2_MOSI, SAI2_SD_A, LCD_SEG15, TSC_G1_IO4.
37 PC6 bidirectional 5 V-tolerant LCD GPIO; alt: TIM3_CH1, TIM8_CH1, DFSDM_DATIN3, SDMMC_D6, TSC_G4_IO1, LCD_SEG24.
38 PC7 bidirectional 5 V-tolerant LCD GPIO; alt: TIM3_CH2, TIM8_CH2, DFSDM_CKIN3, SDMMC_D7, TSC_G4_IO2, LCD_SEG25.
39 PC8 bidirectional 5 V-tolerant LCD GPIO; alt: TIM3_CH3, TIM8_CH3, SDMMC_D0, TSC_G4_IO3, LCD_SEG26.
40 PC9 bidirectional 5 V-tolerant LCD GPIO; alt: TIM3_CH4, TIM8_CH4, TIM8_BKIN2, I2C3_SDA, SPI2_MISO, SAI2_EXTCLK, SDMMC_D1, TSC_G4_IO4, LCD_SEG27, OTG_FS_NOE.
41 PA8 bidirectional 5 V-tolerant LCD GPIO; alt: MCO, TIM1_CH1, USART1_CK, OTG_FS_SOF, LCD_COM0, LPTIM2_OUT, SAI1_SCK_A, SWPMI1_IO, TSC_SYNC.
42 PA9 bidirectional 5 V-tolerant LCD/USB GPIO; alt: TIM1_CH2, TIM15_BKIN, I2C1_SCL, SPI2_SCK, USART1_TX, SAI1_FS_A, LCD_COM1, TSC_G4_IO1.
43 PA10 bidirectional 5 V-tolerant LCD/USB GPIO; alt: TIM1_CH3, TIM17_BKIN, I2C1_SDA, SPI2_MISO, USART1_RX, OTG_FS_ID, SAI1_SD_A, LCD_COM2.
44 PA11 bidirectional 5 V-tolerant USB GPIO; alt: TIM1_CH4, TIM1_BKIN2, SPI1_MISO, USART1_CTS, CAN1_RX, OTG_FS_DM, TIM1_BKIN2_COMP1.
45 PA12 bidirectional 5 V-tolerant USB GPIO; alt: TIM1_ETR, SPI1_MOSI, USART1_RTS_DE, CAN1_TX, OTG_FS_DP, COMP2_OUT.
46 PA13 (JTMS-SWDIO) bidirectional 5 V-tolerant USB-domain GPIO; JTAG/SW debug JTMS-SWDIO after reset. Alt: IR_OUT, USB_NOE, SWPMI1_TX, SAI1_SD_B.
47 VSS power_in Digital ground.
48 VDDUSB power_in USB transceiver supply (3.0 V-3.6 V); can be tied to VDD if USB not used.
49 PA14 (JTCK-SWCLK) bidirectional 5 V-tolerant LCD GPIO; JTAG/SW debug JTCK-SWCLK after reset. Alt: LPTIM1_OUT, I2C1_SMBA, SAI1_FS_B, TSC_G4_IO2.
50 PA15 (JTDI) bidirectional 5 V-tolerant LCD GPIO; JTAG JTDI after reset. Alt: TIM2_CH1, TIM2_ETR, USART2_RX, USART3_RTS_DE, UART4_RTS_DE, SPI1_NSS, SPI3_NSS, TSC_G3_IO1, LCD_SEG17.
51 PC10 bidirectional 5 V-tolerant LCD GPIO; alt: SPI3_SCK, USART3_TX, UART4_TX, SDMMC_D2, LCD_COM4/LCD_SEG28/LCD_SEG40, TSC_G3_IO2.
52 PC11 bidirectional 5 V-tolerant LCD GPIO; alt: SPI3_MISO, USART3_RX, UART4_RX, SDMMC_D3, LCD_COM5/LCD_SEG29/LCD_SEG41, TSC_G3_IO3.
53 PC12 bidirectional 5 V-tolerant LCD GPIO; alt: SPI3_MOSI, USART3_CK, UART5_TX, SDMMC_CK, LCD_COM6/LCD_SEG30/LCD_SEG42, TSC_G3_IO4.
54 PD2 bidirectional 5 V-tolerant LCD GPIO; alt: TIM3_ETR, UART5_RX, SDMMC_CMD, LCD_COM7/LCD_SEG31/LCD_SEG43, TSC_SYNC.
55 PB3 (JTDO-TRACESWO) bidirectional 5 V-tolerant GPIO with analog switch; JTAG JTDO/TRACESWO after reset. Alt: TIM2_CH2, SPI1_SCK, SPI3_SCK, USART1_RTS_DE, SAI1_SCK_B, LCD_SEG7, TSC_G7_IO2.
56 PB4 (NJTRST) bidirectional 5 V-tolerant GPIO with analog switch; JTAG NJTRST after reset. Alt: TIM3_CH1, TIM17_BKIN, I2C3_SDA, SPI1_MISO, SPI3_MISO, USART1_CTS, UART5_RTS_DE, SAI1_MCLK_B, TSC_G2_IO1, LCD_SEG8; add'l: COMP2_INP.
57 PB5 bidirectional 5 V-tolerant GPIO with analog switch; alt: LPTIM1_IN1, TIM3_CH2, TIM16_BKIN, I2C1_SMBA, SPI1_MOSI, SPI3_MOSI, USART1_CK, UART5_TX, CAN2_RX, SAI1_SD_B, LCD_SEG9, TSC_G2_IO2, COMP2_OUT.
58 PB6 bidirectional 5 V-tolerant Fm+ GPIO with analog switch; alt: LPTIM1_ETR, TIM4_CH1, TIM8_BKIN2, TIM16_CH1N, I2C1_SCL, USART1_TX, CAN2_TX, DFSDM_DATIN5, SAI1_FS_B, TSC_G2_IO3.
59 PB7 bidirectional 5 V-tolerant Fm+ GPIO with analog switch; alt: LPTIM1_IN2, TIM4_CH2, TIM8_BKIN, TIM17_CH1N, I2C1_SDA, USART1_RX, UART4_CTS, DFSDM_CKIN5, FMC_NL, TSC_G2_IO4; add'l: COMP2_INM.
60 BOOT0 input Boot mode selection input. Sampled at reset to choose boot source (main Flash, system memory bootloader, or SRAM).
61 PB8 bidirectional 5 V-tolerant Fm+/LCD GPIO; alt: TIM4_CH3, TIM16_CH1, I2C1_SCL, DFSDM_DATIN6, CAN1_RX, SDMMC_D4, SAI1_MCLK_A, LCD_SEG16.
62 PB9 bidirectional 5 V-tolerant Fm+/LCD GPIO; alt: TIM4_CH4, TIM17_CH1, I2C1_SDA, IR_OUT, DFSDM_CKIN6, CAN1_TX, SDMMC_D5, SAI1_FS_A, LCD_COM3.
63 VSS power_in Digital ground.
64 VDD power_in Digital supply (1.71 V-3.6 V).

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-64(10x10)
Category MCU
Pins 64

Ordering variants

Same part, different packaging or reel option.

  • STM32L476RCT6
  • STM32L476RCT6RET6
  • STM32L476RCT6RGT6
  • STM32L476RCT6TR
  • STM32L476RCT6RET6TR
  • STM32L476RCT6RGT6TR
  • STM32L476RCT6VCT6
  • STM32L476RCT6VET6
  • STM32L476RCT6VGT6
  • STM32L476RCT6ZCT6
  • STM32L476RCT6ZET6
  • STM32L476RCT6ZGT6
  • STM32L476RCT6QEI6
  • STM32L476RCT6QGI6
  • STM32L476RCT6JEY6
  • STM32L476RCT6JGY6
  • STM32L476RCT6MEY6
  • STM32L476RCT6MGY6

CAD (KiCad official)

  • Symbol: STM32L476RCT6
  • Footprint: Package_QFP:LQFP-64_10x10mm_P0.5mm
  • 3D model: LQFP-64(10x10) (KiCad packages3D, STEP)
  • 3D model files: stm32l476rct6-etched.step / stm32l476rct6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32l476rct6.step / stm32l476rct6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (232 pp, sha256 9cc18092f1a2d4f2, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF