component

STM32L433VCT6

Public Made by Adom

by adom

STMicroelectronics Microcontrollers (MCU/MPU/SOC), LQFP-100(14x14). Pinout checked against ST's open pin data, KiCad symbol/footprint/3D.

componentembedded processors & controllersstm32l433vct6factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs stm32l433vct6: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
viewers stm32l433vct6: viewers · Ray 6d ago
package.json Publish 0.1.0 · Ray 6d ago
page.json Set visibility: public · Ray 6d ago
README.md Initial commit: component/stm32l433vct6 · Ray 6d ago
stm32l433vct6-etched.fit.json stm32l433vct6: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
stm32l433vct6-etched.glb stm32l433vct6: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
stm32l433vct6-etched.step stm32l433vct6: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
stm32l433vct6.glb Publish 0.1.0 · Ray 6d ago
stm32l433vct6.kicad_mod Publish 0.1.0 · Ray 6d ago
stm32l433vct6.kicad_sym Publish 0.1.0 · Ray 6d ago
stm32l433vct6.lbr Publish 0.1.0 · Ray 6d ago
stm32l433vct6.step Publish 0.1.0 · Ray 6d ago

STM32L433VCT6

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-100(14x14)

STM32L433VCT6 from STMicroelectronics, in a LQFP-100(14x14). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PE2 bidirectional GPIO port E pin 2; 5V tolerant I/O with LCD function; supports trace clock, touch sensing, LCD segment, or SAI audio interface.
2 PE3 bidirectional GPIO port E pin 3; 5V tolerant I/O with LCD function; supports trace data, touch sensing, LCD segment, or SAI audio interface.
3 PE4 bidirectional GPIO port E pin 4; 5V tolerant I/O; supports trace data, touch sensing, or SAI audio interface.
4 PE5 bidirectional GPIO port E pin 5; 5V tolerant I/O; supports trace data, touch sensing, or SAI clock output.
5 PE6 bidirectional GPIO port E pin 6; 5V tolerant I/O; supports trace data or SAI; RTC tamper input or wakeup pin.
6 VBAT power_out Backup battery supply for RTC and 32×32-bit backup registers; 1.55 to 3.6 V.
7 PC13 bidirectional GPIO port C pin 13; 5V tolerant; limited to 3 mA max output; supports RTC tamper/timestamp or wakeup input.
8 PC14-OSC32_IN bidirectional GPIO port C pin 14; LSE crystal oscillator input; 5V tolerant with limited output capability.
9 PC15-OSC32_OUT bidirectional GPIO port C pin 15; LSE crystal oscillator output; 5V tolerant with limited output capability.
10 VSS power_in Ground; must connect to 0 V reference for proper operation.
11 VDD power_out Main digital supply; 1.71 to 3.6 V required.
12 PH0-OSC_IN bidirectional GPIO port H pin 0; 5V tolerant; HSE crystal oscillator input pin.
13 PH1-OSC_OUT bidirectional GPIO port H pin 1; 5V tolerant; HSE crystal oscillator output pin.
14 NRST input External reset input pin; embedded weak pull-up resistor; active low.
15 PC0 bidirectional GPIO port C pin 0; 5V tolerant with analog switch; LPTIM, I2C, UART, LCD, or ADC channel 1.
16 PC1 bidirectional GPIO port C pin 1; 5V tolerant with analog switch; LPTIM, I2C, UART, LCD, or ADC channel 2.
17 PC2 bidirectional GPIO port C pin 2; 5V tolerant with LCD; LPTIM, SPI, LCD, or ADC channel 3.
18 PC3 bidirectional GPIO port C pin 3; 5V tolerant with analog switch; LPTIM, SPI, LCD, SAI, or ADC channel 4.
19 VSSA power_in Analog ground connection; must connect to VSS for ADC/COMP/DAC/OPAMP reference.
20 VREF- power_in Negative ADC reference; typically connected to VSSA or external ground reference.
21 VREF+ power_out Positive ADC reference; 2 to 3.6 V or external buffer output for ADC conversion.
22 VDDA power_out Analog supply voltage; 1.62 to 3.6 V required for ADC, COMP, DAC, and OPAMP operation.
23 PA0 bidirectional GPIO port A pin 0; 5V tolerant with analog switch; timer, USART, COMP, SAI, or ADC channel 5; RTC wakeup.
24 PA1 bidirectional GPIO port A pin 1; 5V tolerant with LCD; timer, I2C, SPI, UART, or ADC channel 6.
25 PA2 bidirectional GPIO port A pin 2; 5V tolerant with LCD; timer, UART, LPTIM, QUADSPI, or ADC channel 7; wakeup.
26 PA3 bidirectional GPIO port A pin 3; 3.6 V tolerant with LCD; timer, UART, LPTIM, QUADSPI, SAI, or ADC channel 8.
27 VSS power_in Ground; must connect to 0 V reference for proper operation.
28 VDD power_out Main digital supply; 1.71 to 3.6 V required.
29 PA4 bidirectional GPIO port A pin 4; 3.6 V tolerant with analog switch; SPI, UART, LPTIM, SAI, or ADC channel 9.
30 PA5 bidirectional GPIO port A pin 5; 3.6 V tolerant with analog switch; timer, SPI, LPTIM, or ADC channel 10.
31 PA6 bidirectional GPIO port A pin 6; 5V tolerant with LCD; timer, SPI, COMP, UART, LPTIM, QUADSPI, or ADC channel 11.
32 PA7 bidirectional GPIO port A pin 7; 5V tolerant with analog switch and LCD; timer, I2C, SPI, QUADSPI, SAI, or ADC channel 12.
33 PC4 bidirectional GPIO port C pin 4; 5V tolerant with LCD; UART transmit, LCD segment, or ADC channel 13.
34 PC5 bidirectional GPIO port C pin 5; 5V tolerant with LCD; UART receive, LCD segment, ADC channel 14, or wakeup input.
35 PB0 bidirectional GPIO port B pin 0; 5V tolerant with LCD; timer, SPI, UART, QUADSPI, COMP, SAI, or ADC channel 15.
36 PB1 bidirectional GPIO port B pin 1; 5V tolerant with LCD; timer, UART, LPTIM, QUADSPI, or ADC channel 16.
37 PB2 bidirectional GPIO port B pin 2; 5V tolerant with analog switch; RTC, LPTIM, I2C, LCD, or COMP reference.
38 PE7 bidirectional GPIO port E pin 7; 5V tolerant; timer external trigger or SAI audio interface.
39 PE8 bidirectional GPIO port E pin 8; 5V tolerant; timer channel or SAI audio clock.
40 PE9 bidirectional GPIO port E pin 9; 5V tolerant; timer channel or SAI frame synchronization.
41 PE10 bidirectional GPIO port E pin 10; 5V tolerant; timer, touch sensing, QUADSPI clock, or SAI audio.
42 PE11 bidirectional GPIO port E pin 11; 5V tolerant; timer, touch sensing, or QUADSPI chip select.
43 PE12 bidirectional GPIO port E pin 12; 5V tolerant; timer, SPI, touch sensing, or QUADSPI data pin.
44 PE13 bidirectional GPIO port E pin 13; 5V tolerant; timer, SPI, touch sensing, or QUADSPI data pin.
45 PE14 bidirectional GPIO port E pin 14; 5V tolerant; timer, SPI, or QUADSPI data pin.
46 PE15 bidirectional GPIO port E pin 15; 5V tolerant; timer break input or SPI data pin.
47 PB10 bidirectional GPIO port B pin 10; 5V tolerant with LCD; timer, I2C, SPI, UART, LPTIM, TSC, QUADSPI, COMP, or SAI.
48 PB11 bidirectional GPIO port B pin 11; 5V tolerant with LCD; timer, I2C, UART, LPTIM, QUADSPI, or COMP output.
49 VSS power_in Ground; must connect to 0 V reference for proper operation.
50 VDD power_out Main digital supply; 1.71 to 3.6 V required.
51 PB12 bidirectional GPIO port B pin 12; 5V tolerant with LCD; timer, I2C, SPI, UART, LPTIM, TSC, SWPMI, or SAI.
52 PB13 bidirectional GPIO port B pin 13; 5V tolerant with LCD; timer, I2C, SPI, UART, LPTIM, TSC, SWPMI, or SAI.
53 PB14 bidirectional GPIO port B pin 14; 5V tolerant with LCD; timer, I2C, SPI, TSC, SWPMI, or SAI.
54 PB15 bidirectional GPIO port B pin 15; 5V tolerant with LCD; RTC reference, timer, SPI, TSC, SWPMI, or SAI.
55 PD8 bidirectional GPIO port D pin 8; 5V tolerant with LCD; UART transmit or LCD segment 28.
56 PD9 bidirectional GPIO port D pin 9; 5V tolerant with LCD; UART receive or LCD segment 29.
57 PD10 bidirectional GPIO port D pin 10; 5V tolerant with LCD; UART clock, touch sensing, or LCD segment 30.
58 PD11 bidirectional GPIO port D pin 11; 5V tolerant with LCD; UART flow control, TSC, LPTIM, or LCD segment 31.
59 PD12 bidirectional GPIO port D pin 12; 5V tolerant with LCD; UART flow control, TSC, LPTIM, or LCD segment 32.
60 PD13 bidirectional GPIO port D pin 13; 5V tolerant with LCD; touch sensing, LPTIM output, or LCD segment 33.
61 PD14 bidirectional GPIO port D pin 14; 5V tolerant with LCD; LCD segment 34 or general I/O.
62 PD15 bidirectional GPIO port D pin 15; 5V tolerant with LCD; LCD segment 35 or general I/O.
63 PC6 bidirectional GPIO port C pin 6; 5V tolerant with LCD; touch sensing, LCD segment 24, or SDMMC data 6.
64 PC7 bidirectional GPIO port C pin 7; 5V tolerant with LCD; touch sensing, LCD segment 25, or SDMMC data 7.
65 PC8 bidirectional GPIO port C pin 8; 5V tolerant with LCD; touch sensing, LCD segment 26, or SDMMC data 0.
66 PC9 bidirectional GPIO port C pin 9; 5V tolerant with LCD; touch sensing, USB output enable, LCD segment 27, or SDMMC data 1.
67 PA8 bidirectional GPIO port A pin 8; 5V tolerant with LCD; MCO output, timer, UART clock, LCD, SWPMI, SAI, or LPTIM output.
68 PA9 bidirectional GPIO port A pin 9; 5V tolerant with LCD; timer, I2C clock, UART transmit, LCD, or SAI.
69 PA10 bidirectional GPIO port A pin 10; 5V tolerant with LCD; timer, I2C data, UART receive, USB sync, LCD, or SAI.
70 PA11 bidirectional GPIO port A pin 11; 5V tolerant with USB; USB DP minus, timer, SPI, COMP, UART, or CAN receive.
71 PA12 bidirectional GPIO port A pin 12; 5V tolerant with USB; USB DP plus, timer, SPI, UART, or CAN transmit.
72 PA13 bidirectional GPIO port A pin 13; JTAG TMS or SWD I/O; internal pull-up enabled after reset for debug.
73 VDDUSB power_out USB supply voltage; 3.0 to 3.6 V required for USB operation.
74 VSS power_in Ground; must connect to 0 V reference for proper operation.
75 VDD power_out Main digital supply; 1.71 to 3.6 V required.
76 PA14 bidirectional GPIO port A pin 14; JTAG TCK or SWD clock; internal pull-down enabled after reset for debug.
77 PA15 bidirectional GPIO port A pin 15; 5V tolerant with LCD; JTAG TDI, timer, UART, SPI, TSC, LCD, or SWPMI; internal pull-up.
78 PC10 bidirectional GPIO port C pin 10; 5V tolerant with LCD; SPI clock, UART transmit, TSC, LCD, or SDMMC data 2.
79 PC11 bidirectional GPIO port C pin 11; 5V tolerant with LCD; SPI data input, UART receive, TSC, LCD, or SDMMC data 3.
80 PC12 bidirectional GPIO port C pin 12; 5V tolerant with LCD; SPI data output, UART clock, TSC, LCD, or SDMMC clock.
81 PD0 bidirectional GPIO port D pin 0; 5V tolerant; SPI chip select or CAN receive.
82 PD1 bidirectional GPIO port D pin 1; 5V tolerant; SPI clock or CAN transmit.
83 PD2 bidirectional GPIO port D pin 2; 5V tolerant with LCD; UART flow control, TSC, LCD, or SDMMC command.
84 PD3 bidirectional GPIO port D pin 3; 5V tolerant; SPI data input or QUADSPI chip select.
85 PD4 bidirectional GPIO port D pin 4; 5V tolerant; SPI data output or QUADSPI data I/O.
86 PD5 bidirectional GPIO port D pin 5; 5V tolerant; UART transmit or QUADSPI data I/O.
87 PD6 bidirectional GPIO port D pin 6; 5V tolerant; UART receive, QUADSPI data I/O, or SAI audio.
88 PD7 bidirectional GPIO port D pin 7; 5V tolerant; UART clock or QUADSPI data I/O.
89 PB3 bidirectional GPIO port B pin 3; 5V tolerant with analog switch and LCD; JTAG TDO, timer, SPI, UART, LCD, or SAI; internal pull-up.
90 PB4 bidirectional GPIO port B pin 4; 5V tolerant with analog switch and LCD; JTAG NTRST, I2C, SPI, UART, TSC, or SAI; internal pull-up.
91 PB5 bidirectional GPIO port B pin 5; 5V tolerant with LCD; LPTIM, I2C, SPI, UART, TSC, COMP, SAI, or timer.
92 PB6 bidirectional GPIO port B pin 6; 5V tolerant with analog switch; LPTIM, I2C, UART, TSC, SAI, or timer.
93 PB7 bidirectional GPIO port B pin 7; 5V tolerant with analog switch and LCD; LPTIM, I2C, UART, TSC, LCD, or RTC/PVD input.
94 PH3-BOOT0 input Boot configuration input pin; selects boot source (flash or system memory) at power-up.
95 PB8 bidirectional GPIO port B pin 8; 5V tolerant with LCD; I2C clock, CAN receive, LCD, SDMMC data 4, SAI, or timer.
96 PB9 bidirectional GPIO port B pin 9; 5V tolerant with LCD; IR output, I2C data, SPI, CAN transmit, LCD, SDMMC data 5, or SAI.
97 PE0 bidirectional GPIO port E pin 0; 5V tolerant with LCD; LCD segment 36 or timer channel output.
98 PE1 bidirectional GPIO port E pin 1; 5V tolerant with LCD; LCD segment 37 or timer output.
99 VSS power_in Ground; must connect to 0 V reference for proper operation.
100 VDD power_out Main digital supply; 1.71 to 3.6 V required.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-100(14x14)
Category Embedded Processors & Controllers
Pins 100

CAD (KiCad official)

  • Symbol: STM32L433VCT6
  • Footprint: Package_QFP:LQFP-100_14x14mm_P0.5mm
  • 3D model: LQFP-100(14x14) (KiCad packages3D, STEP)
  • 3D model files: stm32l433vct6-etched.step / stm32l433vct6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32l433vct6.step / stm32l433vct6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (225 pp, sha256 87d1543c1fa60974, retrieved 2026-09-29, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF