component
STM32L431KCU6TR
Public Made by Adomby adom
STMicroelectronics Microcontrollers (MCU/MPU/SOC), UFQFPN-32(5x5). Pinout checked against ST's open pin data, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownSTM32L431KCU6TR
STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · UFQFPN-32(5x5)
STM32L431KCU6TR from STMicroelectronics, in a UFQFPN-32(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VDD | power_in | Main power supply input, 1.71V to 3.6V range |
| 2 | PC14-OSC32_IN | bidirectional | Port C pin 14, 5V tolerant input/output, functions as external 32kHz oscillator input when configured as OSC32_IN |
| 3 | PC15-OSC32_OUT | bidirectional | Port C pin 15, 5V tolerant input/output, functions as external 32kHz oscillator output when configured as OSC32_OUT |
| 4 | NRST | bidirectional | Bidirectional reset pin with embedded weak pull-up resistor and debouncing for system reset control |
| 5 | VDDA/VREF+ | power_in | Analog power supply for ADC, DAC, comparators and operational amplifiers, 1.62V to 3.6V, also serves as positive reference voltage |
| 6 | PA0/CK_IN | bidirectional | Port A pin 0, 5V tolerant input/output with analog capability for ADC1_IN5, can function as external clock input or TIM2_CH1 |
| 7 | PA1 | bidirectional | Port A pin 1, 5V tolerant input/output with analog capability for ADC1_IN6 or TIM2_CH2 |
| 8 | PA2 | bidirectional | Port A pin 2, 5V tolerant input/output with analog capability for ADC1_IN7 or USART2_TX |
| 9 | PA3 | bidirectional | Port A pin 3, 3.6V tolerant input/output with analog capability for operational amplifier output OPAMP1_VOUT or ADC1_IN8 |
| 10 | PA4 | bidirectional | Port A pin 4, 3.6V tolerant input/output with analog capability for DAC1_OUT1 or ADC1_IN9 |
| 11 | PA5 | bidirectional | Port A pin 5, 3.6V tolerant input/output with analog capability for DAC1_OUT2 or ADC1_IN10 |
| 12 | PA6 | bidirectional | Port A pin 6, 5V tolerant input/output with analog capability for ADC1_IN11 or TIM16_CH1 |
| 13 | PA7 | bidirectional | Port A pin 7, 5V tolerant input/output with analog capability for ADC1_IN12, Fm+ capable |
| 14 | PB0 | bidirectional | Port B pin 0, 5V tolerant input/output with analog capability for ADC1_IN15 |
| 15 | PB1 | bidirectional | Port B pin 1, 5V tolerant input/output with analog capability for ADC1_IN16 |
| 16 | VSS | power_in | Ground (0V reference) for digital and analog circuits |
| 17 | VDD | power_in | Main power supply input, 1.71V to 3.6V range |
| 18 | PA8 | bidirectional | Port A pin 8, 5V tolerant input/output for MCO clock output or TIM1_CH1 |
| 19 | PA9 | bidirectional | Port A pin 9, 5V tolerant input/output with Fm+ capability for USART1_TX or TIM1_CH2 |
| 20 | PA10 | bidirectional | Port A pin 10, 5V tolerant input/output with Fm+ capability for USART1_RX or TIM1_CH3 |
| 21 | PA11 | bidirectional | Port A pin 11, 5V tolerant input/output for CAN1_RX or TIM1_CH4 |
| 22 | PA12 | bidirectional | Port A pin 12, 5V tolerant input/output for CAN1_TX or USART1_RTS_DE |
| 23 | PA13 | bidirectional | Port A pin 13, 5V tolerant input/output configured as JTAG TMS or Serial Wire Debug SWDIO after reset, internal pull-up resistor enabled |
| 24 | PA14 | bidirectional | Port A pin 14, 5V tolerant input/output configured as JTAG TCK or Serial Wire Debug SWCLK after reset, internal pull-down resistor enabled |
| 25 | PA15 | bidirectional | Port A pin 15, 5V tolerant input/output configured as JTAG TDI after reset, internal pull-up resistor enabled |
| 26 | PB3 | bidirectional | Port B pin 3, 5V tolerant input/output with analog capability configured as JTAG TDO or Serial Wire Debug trace after reset |
| 27 | PB4 | bidirectional | Port B pin 4, 5V tolerant input/output with Fm+ capability configured as JTAG NTRST after reset, internal pull-up resistor enabled |
| 28 | PB5 | bidirectional | Port B pin 5, 5V tolerant input/output for LPTIM1_IN1 or SPI1_MOSI |
| 29 | PB6 | bidirectional | Port B pin 6, 5V tolerant input/output with Fm+ capability for USART1_TX or I2C1_SCL |
| 30 | PB7 | bidirectional | Port B pin 7, 5V tolerant input/output with Fm+ capability for USART1_RX or I2C1_SDA |
| 31 | PH3/BOOT0 | bidirectional | Port H pin 3, 5V tolerant input/output, functions as BOOT0 for boot mode selection between Flash and system memory |
| 32 | VSS | power_in | Ground (0V reference) for digital and analog circuits |
| 33 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | UFQFPN-32(5x5) |
| Category | Embedded Processors & Controllers |
| Pins | 33 |
CAD (KiCad official)
- Symbol:
STM32L431KCU6TR - Footprint:
Package_DFN_QFN:UFQFPN-32-1EP_5x5mm_P0.5mm_EP3.5x3.5mm - 3D model: UFQFPN-32(5x5) (KiCad packages3D, STEP)
- 3D model files:
stm32l431kcu6tr-etched.step/stm32l431kcu6tr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);stm32l431kcu6tr.step/stm32l431kcu6tr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (208 pp, sha256
71963de3cb899f8f, retrieved 2026-10-06, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).