component
STM32L152C8U6A
Public Made by Adomby adom
STMicroelectronics Microcontrollers (MCU/MPU/SOC), UFQFPN-48(7x7). Pinout checked against ST's open pin data, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+85@@ -0,0 +1,85 @@+# STM32L152C8U6A++**STMicroelectronics** · Microcontrollers (MCU/MPU/SOC) · UFQFPN-48(7x7)++STM32L152C8U6A from STMicroelectronics, in a UFQFPN-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | VLCD | power_in | LCD power supply pin, applicable to STM32L152xx devices only; on STM32L151xx devices this pin must be connected to VDD. |+| 2 | PC13-WKUP2 | bidirectional | 5 V tolerant (FT) I/O with default function PC13, also usable as wakeup pin WKUP2 and for RTC_TAMP1/RTC_TS/RTC_OUT. |+| 3 | PC14-OSC32_IN | bidirectional | Standard 3.3 V (TC) I/O that functions as the OSC32_IN LSE oscillator pin only when the LSE is on (LSEON in RCC_CSR), otherwise it is GPIO PC14. |+| 4 | PC15-OSC32_OUT | bidirectional | Standard 3.3 V (TC) I/O that functions as the OSC32_OUT LSE oscillator pin only when the LSE is on (LSEON in RCC_CSR), otherwise it is GPIO PC15. |+| 5 | PH0-OSC_IN | bidirectional | Standard 3.3 V (TC) I/O that functions as the OSC_IN HSE oscillator pin only when the HSE is on (HSEON in RCC_CR), otherwise it is GPIO PH0. |+| 6 | PH1-OSC_OUT | bidirectional | Standard 3.3 V (TC) I/O that functions as the OSC_OUT HSE oscillator pin only when the HSE is on (HSEON in RCC_CR), otherwise it is GPIO PH1. |+| 7 | NRST | bidirectional | Bidirectional active-low reset pin with an embedded weak pull-up resistor. |+| 8 | VSSA | power_in | Analog ground pin, which must be tied to ground. |+| 9 | VDDA | power_in | Analog power supply pin, specified from 1.8 V to 3.6 V. |+| 10 | PA0-WKUP1 | bidirectional | 5 V tolerant (FT) I/O with wakeup function WKUP1, ADC_IN0 and COMP1_INP analog inputs, and USART2_CTS/TIM2_CH1_ETR alternate functions. |+| 11 | PA1 | bidirectional | 5 V tolerant (FT) I/O with ADC_IN1 and COMP1_INP analog inputs, and USART2_RTS, TIM2_CH2 and LCD_SEG0 alternate functions. |+| 12 | PA2 | bidirectional | 5 V tolerant (FT) I/O with ADC_IN2 and COMP1_INP analog inputs, and USART2_TX, TIM2_CH3, TIM9_CH1 and LCD_SEG1 alternate functions. |+| 13 | PA3 | bidirectional | Standard 3.3 V (TC) I/O with ADC_IN3 and COMP1_INP analog inputs, and USART2_RX, TIM2_CH4, TIM9_CH2 and LCD_SEG2 alternate functions. |+| 14 | PA4 | bidirectional | Standard 3.3 V (TC) I/O with ADC_IN4, DAC_OUT1 and COMP1_INP analog functions, and SPI1_NSS/USART2_CK alternate functions. |+| 15 | PA5 | bidirectional | Standard 3.3 V (TC) I/O with ADC_IN5, DAC_OUT2 and COMP1_INP analog functions, and SPI1_SCK/TIM2_CH1_ETR alternate functions. |+| 16 | PA6 | bidirectional | 5 V tolerant (FT) I/O with ADC_IN6 and COMP1_INP analog inputs, and SPI1_MISO, TIM3_CH1, LCD_SEG3 and TIM10_CH1 alternate functions. |+| 17 | PA7 | bidirectional | 5 V tolerant (FT) I/O with ADC_IN7 and COMP1_INP analog inputs, and SPI1_MOSI, TIM3_CH2, LCD_SEG4 and TIM11_CH1 alternate functions. |+| 18 | PB0 | bidirectional | Standard 3.3 V (TC) I/O with ADC_IN8, COMP1_INP and VREF_OUT analog functions, and TIM3_CH3 and LCD_SEG5 alternate functions. |+| 19 | PB1 | bidirectional | 5 V tolerant (FT) I/O with ADC_IN9, COMP1_INP and VREF_OUT analog functions, and TIM3_CH4 and LCD_SEG6 alternate functions. |+| 20 | PB2/BOOT1 | bidirectional | 5 V tolerant (FT) I/O whose main function is PB2/BOOT1 for boot mode selection. |+| 21 | PB10 | bidirectional | 5 V tolerant (FT) I/O with I2C2_SCL, USART3_TX, TIM2_CH3 and LCD_SEG10 alternate functions. |+| 22 | PB11 | bidirectional | 5 V tolerant (FT) I/O with I2C2_SDA, USART3_RX, TIM2_CH4 and LCD_SEG11 alternate functions. |+| 23 | VSS_1 | power_in | Ground pin for the digital supply domain. |+| 24 | VDD_1 | power_in | Digital supply pin; the datasheet states a device power supply range of 1.65 V to 3.6 V. |+| 25 | PB12 | bidirectional | 5 V tolerant (FT) I/O with ADC_IN18 and COMP1_INP analog inputs, and SPI2_NSS, I2C2_SMBA, USART3_CK, LCD_SEG12 and TIM10_CH1 alternate functions. |+| 26 | PB13 | bidirectional | 5 V tolerant (FT) I/O with ADC_IN19 and COMP1_INP analog inputs, and SPI2_SCK, USART3_CTS, LCD_SEG13 and TIM9_CH1 alternate functions. |+| 27 | PB14 | bidirectional | 5 V tolerant (FT) I/O with ADC_IN20 and COMP1_INP analog inputs, and SPI2_MISO, USART3_RTS, LCD_SEG14 and TIM9_CH2 alternate functions. |+| 28 | PB15 | bidirectional | 5 V tolerant (FT) I/O with ADC_IN21, COMP1_INP and RTC_REFIN analog functions, and SPI2_MOSI, LCD_SEG15 and TIM11_CH1 alternate functions. |+| 29 | PA8 | bidirectional | 5 V tolerant (FT) I/O with USART1_CK, MCO and LCD_COM0 alternate functions. |+| 30 | PA9 | bidirectional | 5 V tolerant (FT) I/O with USART1_TX and LCD_COM1 alternate functions. |+| 31 | PA10 | bidirectional | 5 V tolerant (FT) I/O with USART1_RX and LCD_COM2 alternate functions. |+| 32 | PA11 | bidirectional | 5 V tolerant (FT) I/O with USART1_CTS, SPI1_MISO and USB_DM alternate functions. |+| 33 | PA12 | bidirectional | 5 V tolerant (FT) I/O with USART1_RTS, SPI1_MOSI and USB_DP alternate functions. |+| 34 | PA13 | bidirectional | 5 V tolerant (FT) I/O whose main function is JTMS-SWDIO (serial wire debug data). |+| 35 | VSS_2 | power_in | Ground pin for the digital supply domain. |+| 36 | VDD_2 | power_in | Digital supply pin; the datasheet states a device power supply range of 1.65 V to 3.6 V. |+| 37 | PA14 | bidirectional | 5 V tolerant (FT) I/O whose main function is JTCK-SWCLK (serial wire debug clock). |+| 38 | PA15 | bidirectional | 5 V tolerant (FT) I/O with JTDI, TIM2_CH1_ETR, SPI1_NSS and LCD_SEG17 alternate functions. |+| 39 | PB3 | bidirectional | 5 V tolerant (FT) I/O with JTDO, TIM2_CH2, SPI1_SCK, LCD_SEG7 and COMP2_INM alternate functions. |+| 40 | PB4 | bidirectional | 5 V tolerant (FT) I/O with NJTRST, TIM3_CH1, SPI1_MISO, LCD_SEG8 and COMP2_INP alternate functions. |+| 41 | PB5 | bidirectional | 5 V tolerant (FT) I/O with I2C1_SMBA, TIM3_CH2, SPI1_MOSI, LCD_SEG9 and COMP2_INP alternate functions. |+| 42 | PB6 | bidirectional | 5 V tolerant (FT) I/O with I2C1_SCL, TIM4_CH1 and USART1_TX alternate functions. |+| 43 | PB7 | bidirectional | 5 V tolerant (FT) I/O with I2C1_SDA, TIM4_CH2, USART1_RX and PVD_IN alternate functions. |+| 44 | BOOT0 | input | Dedicated BOOT0 pin used to select the boot mode. |+| 45 | PB8 | bidirectional | 5 V tolerant (FT) I/O with TIM4_CH3, I2C1_SCL, LCD_SEG16 and TIM10_CH1 alternate functions. |+| 46 | PB9 | bidirectional | 5 V tolerant (FT) I/O with TIM4_CH4, I2C1_SDA, LCD_COM3 and TIM11_CH1 alternate functions. |+| 47 | VSS_3 | power_in | Ground pin for the digital supply domain. |+| 48 | VDD_3 | power_in | Digital supply pin; the datasheet states a device power supply range of 1.65 V to 3.6 V. |+| 49 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | STMicroelectronics |+| Package | UFQFPN-48(7x7) |+| Category | Embedded Processors & Controllers |+| Pins | 49 |++## CAD (KiCad official)++- Symbol: `STM32L152C8U6A`+- Footprint: `Package_DFN_QFN:QFN-48-1EP_7x7mm_P0.5mm_EP5.15x5.15mm`+- 3D model: UFQFPN-48(7x7) (KiCad packages3D, STEP)+- 3D model files: `stm32l152c8u6a-etched.step` / `stm32l152c8u6a-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `stm32l152c8u6a.step` / `stm32l152c8u6a.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [STMicroelectronics datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588923062125674496) (133 pp, sha256 `5223296de36fe904`, retrieved 2026-10-07, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/stm32l152c8u6a-datasheet.pdf)
page.jsonadded+446@@ -0,0 +1,446 @@+{+ "slug": "stm32l152c8u6a",+ "version": "0.1.0",+ "type": "component",+ "description": "STMicroelectronics Microcontrollers (MCU/MPU/SOC), UFQFPN-48(7x7). Pinout checked against ST's open pin data, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "embedded processors & controllers",+ "stm32l152c8u6a",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "stm32l152c8u6a.kicad_sym",+ "stm32l152c8u6a.kicad_mod",+ "stm32l152c8u6a.glb",+ "stm32l152c8u6a.step",+ "stm32l152c8u6a.lbr",+ "docs/hero.png",+ "docs/stm32l152c8u6a-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "stm32l152c8u6a-hero.glb",+ "stm32l152c8u6a-hero.overlay.json"+ ],+ "component": {+ "mpn": "STM32L152C8U6A",+ "manufacturer": "STMicroelectronics",+ "package": "UFQFPN-48(7x7)",+ "pin_count": 49,+ "category": "Embedded Processors & Controllers",+ "subcategory": "Microcontrollers (MCU/MPU/SOC)",+ "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588923062125674496",+ "parts": {+ "symbol": "stm32l152c8u6a.kicad_sym",+ "footprint": "stm32l152c8u6a.kicad_mod",+ "model_3d": "stm32l152c8u6a-hero.glb",+ "model_3d_plain": "stm32l152c8u6a.glb",+ "model_3d_step": "stm32l152c8u6a-etched.step",+ "model_3d_step_plain": "stm32l152c8u6a.step",+ "lbr": "stm32l152c8u6a.lbr"+ },+ "distributor_links": {+ "lcsc": "C1338311",+ "digikey": "497-18956-ND",+ "mouser": "511-STM32L152C8U6A"+ },+ "distributor_check": {+ "checked_at": "2026-10-07T23:25:19Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "497-18956-ND",+ "status": "found"+ },+ "mouser": {+ "pn": "511-STM32L152C8U6A",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "VLCD",+ "type": "power_in",+ "description": "LCD power supply pin, applicable to STM32L152xx devices only; on STM32L151xx devices this pin must be connected to VDD."+ },+ {+ "number": "2",+ "name": "PC13-WKUP2",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O with default function PC13, also usable as wakeup pin WKUP2 and for RTC_TAMP1/RTC_TS/RTC_OUT."+ },+ {+ "number": "3",+ "name": "PC14-OSC32_IN",+ "type": "bidirectional",+ "description": "Standard 3.3 V (TC) I/O that functions as the OSC32_IN LSE oscillator pin only when the LSE is on (LSEON in RCC_CSR), otherwise it is GPIO PC14."+ },+ {+ "number": "4",+ "name": "PC15-OSC32_OUT",+ "type": "bidirectional",+ "description": "Standard 3.3 V (TC) I/O that functions as the OSC32_OUT LSE oscillator pin only when the LSE is on (LSEON in RCC_CSR), otherwise it is GPIO PC15."+ },+ {+ "number": "5",+ "name": "PH0-OSC_IN",+ "type": "bidirectional",+ "description": "Standard 3.3 V (TC) I/O that functions as the OSC_IN HSE oscillator pin only when the HSE is on (HSEON in RCC_CR), otherwise it is GPIO PH0."+ },+ {+ "number": "6",+ "name": "PH1-OSC_OUT",+ "type": "bidirectional",+ "description": "Standard 3.3 V (TC) I/O that functions as the OSC_OUT HSE oscillator pin only when the HSE is on (HSEON in RCC_CR), otherwise it is GPIO PH1."+ },+ {+ "number": "7",+ "name": "NRST",+ "type": "bidirectional",+ "description": "Bidirectional active-low reset pin with an embedded weak pull-up resistor."+ },+ {+ "number": "8",+ "name": "VSSA",+ "type": "power_in",+ "description": "Analog ground pin, which must be tied to ground."+ },+ {+ "number": "9",+ "name": "VDDA",+ "type": "power_in",+ "description": "Analog power supply pin, specified from 1.8 V to 3.6 V."+ },+ {+ "number": "10",+ "name": "PA0-WKUP1",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O with wakeup function WKUP1, ADC_IN0 and COMP1_INP analog inputs, and USART2_CTS/TIM2_CH1_ETR alternate functions."+ },+ {+ "number": "11",+ "name": "PA1",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O with ADC_IN1 and COMP1_INP analog inputs, and USART2_RTS, TIM2_CH2 and LCD_SEG0 alternate functions."+ },+ {+ "number": "12",+ "name": "PA2",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O with ADC_IN2 and COMP1_INP analog inputs, and USART2_TX, TIM2_CH3, TIM9_CH1 and LCD_SEG1 alternate functions."+ },+ {+ "number": "13",+ "name": "PA3",+ "type": "bidirectional",+ "description": "Standard 3.3 V (TC) I/O with ADC_IN3 and COMP1_INP analog inputs, and USART2_RX, TIM2_CH4, TIM9_CH2 and LCD_SEG2 alternate functions."+ },+ {+ "number": "14",+ "name": "PA4",+ "type": "bidirectional",+ "description": "Standard 3.3 V (TC) I/O with ADC_IN4, DAC_OUT1 and COMP1_INP analog functions, and SPI1_NSS/USART2_CK alternate functions."+ },+ {+ "number": "15",+ "name": "PA5",+ "type": "bidirectional",+ "description": "Standard 3.3 V (TC) I/O with ADC_IN5, DAC_OUT2 and COMP1_INP analog functions, and SPI1_SCK/TIM2_CH1_ETR alternate functions."+ },+ {+ "number": "16",+ "name": "PA6",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O with ADC_IN6 and COMP1_INP analog inputs, and SPI1_MISO, TIM3_CH1, LCD_SEG3 and TIM10_CH1 alternate functions."+ },+ {+ "number": "17",+ "name": "PA7",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O with ADC_IN7 and COMP1_INP analog inputs, and SPI1_MOSI, TIM3_CH2, LCD_SEG4 and TIM11_CH1 alternate functions."+ },+ {+ "number": "18",+ "name": "PB0",+ "type": "bidirectional",+ "description": "Standard 3.3 V (TC) I/O with ADC_IN8, COMP1_INP and VREF_OUT analog functions, and TIM3_CH3 and LCD_SEG5 alternate functions."+ },+ {+ "number": "19",+ "name": "PB1",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O with ADC_IN9, COMP1_INP and VREF_OUT analog functions, and TIM3_CH4 and LCD_SEG6 alternate functions."+ },+ {+ "number": "20",+ "name": "PB2/BOOT1",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O whose main function is PB2/BOOT1 for boot mode selection."+ },+ {+ "number": "21",+ "name": "PB10",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O with I2C2_SCL, USART3_TX, TIM2_CH3 and LCD_SEG10 alternate functions."+ },+ {+ "number": "22",+ "name": "PB11",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O with I2C2_SDA, USART3_RX, TIM2_CH4 and LCD_SEG11 alternate functions."+ },+ {+ "number": "23",+ "name": "VSS_1",+ "type": "power_in",+ "description": "Ground pin for the digital supply domain."+ },+ {+ "number": "24",+ "name": "VDD_1",+ "type": "power_in",+ "description": "Digital supply pin; the datasheet states a device power supply range of 1.65 V to 3.6 V."+ },+ {+ "number": "25",+ "name": "PB12",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O with ADC_IN18 and COMP1_INP analog inputs, and SPI2_NSS, I2C2_SMBA, USART3_CK, LCD_SEG12 and TIM10_CH1 alternate functions."+ },+ {+ "number": "26",+ "name": "PB13",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O with ADC_IN19 and COMP1_INP analog inputs, and SPI2_SCK, USART3_CTS, LCD_SEG13 and TIM9_CH1 alternate functions."+ },+ {+ "number": "27",+ "name": "PB14",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O with ADC_IN20 and COMP1_INP analog inputs, and SPI2_MISO, USART3_RTS, LCD_SEG14 and TIM9_CH2 alternate functions."+ },+ {+ "number": "28",+ "name": "PB15",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O with ADC_IN21, COMP1_INP and RTC_REFIN analog functions, and SPI2_MOSI, LCD_SEG15 and TIM11_CH1 alternate functions."+ },+ {+ "number": "29",+ "name": "PA8",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O with USART1_CK, MCO and LCD_COM0 alternate functions."+ },+ {+ "number": "30",+ "name": "PA9",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O with USART1_TX and LCD_COM1 alternate functions."+ },+ {+ "number": "31",+ "name": "PA10",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O with USART1_RX and LCD_COM2 alternate functions."+ },+ {+ "number": "32",+ "name": "PA11",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O with USART1_CTS, SPI1_MISO and USB_DM alternate functions."+ },+ {+ "number": "33",+ "name": "PA12",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O with USART1_RTS, SPI1_MOSI and USB_DP alternate functions."+ },+ {+ "number": "34",+ "name": "PA13",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O whose main function is JTMS-SWDIO (serial wire debug data)."+ },+ {+ "number": "35",+ "name": "VSS_2",+ "type": "power_in",+ "description": "Ground pin for the digital supply domain."+ },+ {+ "number": "36",+ "name": "VDD_2",+ "type": "power_in",+ "description": "Digital supply pin; the datasheet states a device power supply range of 1.65 V to 3.6 V."+ },+ {+ "number": "37",+ "name": "PA14",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O whose main function is JTCK-SWCLK (serial wire debug clock)."+ },+ {+ "number": "38",+ "name": "PA15",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O with JTDI, TIM2_CH1_ETR, SPI1_NSS and LCD_SEG17 alternate functions."+ },+ {+ "number": "39",+ "name": "PB3",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O with JTDO, TIM2_CH2, SPI1_SCK, LCD_SEG7 and COMP2_INM alternate functions."+ },+ {+ "number": "40",+ "name": "PB4",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O with NJTRST, TIM3_CH1, SPI1_MISO, LCD_SEG8 and COMP2_INP alternate functions."+ },+ {+ "number": "41",+ "name": "PB5",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O with I2C1_SMBA, TIM3_CH2, SPI1_MOSI, LCD_SEG9 and COMP2_INP alternate functions."+ },+ {+ "number": "42",+ "name": "PB6",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O with I2C1_SCL, TIM4_CH1 and USART1_TX alternate functions."+ },+ {+ "number": "43",+ "name": "PB7",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O with I2C1_SDA, TIM4_CH2, USART1_RX and PVD_IN alternate functions."+ },+ {+ "number": "44",+ "name": "BOOT0",+ "type": "input",+ "description": "Dedicated BOOT0 pin used to select the boot mode."+ },+ {+ "number": "45",+ "name": "PB8",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O with TIM4_CH3, I2C1_SCL, LCD_SEG16 and TIM10_CH1 alternate functions."+ },+ {+ "number": "46",+ "name": "PB9",+ "type": "bidirectional",+ "description": "5 V tolerant (FT) I/O with TIM4_CH4, I2C1_SDA, LCD_COM3 and TIM11_CH1 alternate functions."+ },+ {+ "number": "47",+ "name": "VSS_3",+ "type": "power_in",+ "description": "Ground pin for the digital supply domain."+ },+ {+ "number": "48",+ "name": "VDD_3",+ "type": "power_in",+ "description": "Digital supply pin; the datasheet states a device power supply range of 1.65 V to 3.6 V."+ },+ {+ "number": "49",+ "name": "EP",+ "type": "passive",+ "description": "Exposed pad (from the footprint; not named in the datasheet pin table)."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-haiku-5-5",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: The MPN ends in the suffix 'A' (STM32L152C8U6A). The datasheet's own caution on page 9 states it 'do; The UFQFPN48 package has an exposed die pad on its underside (Figure 41, note 3). It has no numbered; Pin 1 (VLCD) is an LCD supply that is only applicable to STM32L152xx devices. The MPN is L152, so th",+ "exposed pad 49 added from the footprint"+ ],+ "pages_sent": 62,+ "cost_usd": 1.1874,+ "at": "2026-10-07T23:24:56"+ },+ "datasheet": {+ "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588923062125674496",+ "pages": 133,+ "sha256": "5223296de36fe904",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 49,+ "described": 49,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ },+ "models_3d": [+ {+ "file": "stm32l152c8u6a.step",+ "role": "plain",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 7,+ 7,+ 0.77+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "f2b38b0b4bf967c77e683e8d4599608b9f0503055ec535b93c4ebb5d0163e916",+ "checked": "2026-10-07",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ },+ {+ "file": "stm32l152c8u6a-etched.step",+ "role": "eda",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 7,+ 7,+ 0.77+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "846df80d05c5d620d7b85cee387c7ecb6fb4d78295f6e3127ed51322551bd206",+ "checked": "2026-10-07",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ }+ ]+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}