Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

STM32L152C8T6

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-48(7x7)

STM32L152C8T6 from STMicroelectronics, in a LQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VLCD power_in LCD power supply pin, applicable to STM32L152xx devices only (connect to VDD on STM32L151xx devices).
2 PC13-WKUP2 bidirectional 5 V tolerant (FT) I/O with default function PC13, additional functions RTC_TAMP1/RTC_TS/RTC_OUT and wakeup WKUP2.
3 PC14-OSC32_IN bidirectional Standard 3.3 V I/O (TC) that is used as the OSC32_IN LSE input only when the LSE oscillator is on (LSEON), otherwise usable as GPIO PC14.
4 PC15-OSC32_OUT bidirectional Standard 3.3 V I/O (TC) that is used as the OSC32_OUT LSE output only when the LSE oscillator is on (LSEON), otherwise usable as GPIO PC15.
5 PH0-OSC_IN bidirectional Standard 3.3 V I/O (TC) that is used as the OSC_IN HSE input only when the HSE oscillator is on (HSEON), otherwise usable as GPIO PH0.
6 PH1-OSC_OUT bidirectional Standard 3.3 V I/O (TC) that is used as the OSC_OUT HSE output only when the HSE oscillator is on (HSEON), otherwise usable as GPIO PH1.
7 NRST bidirectional Bidirectional active-low reset pin with an embedded weak pull-up resistor.
8 VSSA power_in Analog ground pin, which must be tied to ground.
9 VDDA power_in Analog supply pin for the ADC, DAC and comparators, specified from 1.8 V to 3.6 V.
10 PA0-WKUP1 bidirectional 5 V tolerant (FT) I/O with default function PA0, alternate USART2_CTS/TIM2_CH1_ETR, additional functions WKUP1, ADC_IN0 and COMP1_INP.
11 PA1 bidirectional 5 V tolerant (FT) I/O with alternate functions USART2_RTS/TIM2_CH2/LCD_SEG0 and additional functions ADC_IN1 and COMP1_INP.
12 PA2 bidirectional 5 V tolerant (FT) I/O with alternate functions USART2_TX/TIM2_CH3/TIM9_CH1/LCD_SEG1 and additional functions ADC_IN2 and COMP1_INP.
13 PA3 bidirectional Standard 3.3 V I/O (TC) with alternate functions USART2_RX/TIM2_CH4/TIM9_CH2/LCD_SEG2 and additional functions ADC_IN3 and COMP1_INP.
14 PA4 bidirectional Standard 3.3 V I/O (TC) with alternate functions SPI1_NSS/USART2_CK and additional functions ADC_IN4, DAC_OUT1 and COMP1_INP.
15 PA5 bidirectional Standard 3.3 V I/O (TC) with alternate functions SPI1_SCK/TIM2_CH1_ETR and additional functions ADC_IN5, DAC_OUT2 and COMP1_INP.
16 PA6 bidirectional 5 V tolerant (FT) I/O with alternate functions SPI1_MISO/TIM3_CH1/LCD_SEG3/TIM10_CH1 and additional functions ADC_IN6 and COMP1_INP.
17 PA7 bidirectional 5 V tolerant (FT) I/O with alternate functions SPI1_MOSI/TIM3_CH2/LCD_SEG4/TIM11_CH1 and additional functions ADC_IN7 and COMP1_INP.
18 PB0 bidirectional Standard 3.3 V I/O (TC) with alternate functions TIM3_CH3/LCD_SEG5 and additional functions ADC_IN8, COMP1_INP and VREF_OUT.
19 PB1 bidirectional 5 V tolerant (FT) I/O with alternate functions TIM3_CH4/LCD_SEG6 and additional functions ADC_IN9, COMP1_INP and VREF_OUT.
20 PB2/BOOT1 bidirectional 5 V tolerant (FT) I/O with default function PB2, also usable as the BOOT1 boot-configuration pin.
21 PB10 bidirectional 5 V tolerant (FT) I/O with alternate functions I2C2_SCL/USART3_TX/TIM2_CH3/LCD_SEG10.
22 PB11 bidirectional 5 V tolerant (FT) I/O with alternate functions I2C2_SDA/USART3_RX/TIM2_CH4/LCD_SEG11.
23 VSS_1 power_in Digital ground pin.
24 VDD_1 power_in Digital supply pin; the device supply range is 1.65 V to 3.6 V per the feature list.
25 PB12 bidirectional 5 V tolerant (FT) I/O with alternate functions SPI2_NSS/I2C2_SMBA/USART3_CK/LCD_SEG12/TIM10_CH1 and additional function ADC_IN18 and COMP1_INP.
26 PB13 bidirectional 5 V tolerant (FT) I/O with alternate functions SPI2_SCK/USART3_CTS/LCD_SEG13/TIM9_CH1 and additional functions ADC_IN19 and COMP1_INP.
27 PB14 bidirectional 5 V tolerant (FT) I/O with alternate functions SPI2_MISO/USART3_RTS/LCD_SEG14/TIM9_CH2 and additional functions ADC_IN20 and COMP1_INP.
28 PB15 bidirectional 5 V tolerant (FT) I/O with alternate functions SPI2_MOSI/LCD_SEG15/TIM11_CH1 and additional functions ADC_IN21, COMP1_INP and RTC_REFIN.
29 PA8 bidirectional 5 V tolerant (FT) I/O with alternate functions USART1_CK/MCO/LCD_COM0.
30 PA9 bidirectional 5 V tolerant (FT) I/O with alternate functions USART1_TX/LCD_COM1.
31 PA10 bidirectional 5 V tolerant (FT) I/O with alternate functions USART1_RX/LCD_COM2.
32 PA11 bidirectional 5 V tolerant (FT) I/O with alternate functions USART1_CTS/SPI1_MISO and additional function USB_DM.
33 PA12 bidirectional 5 V tolerant (FT) I/O with alternate functions USART1_RTS/SPI1_MOSI and additional function USB_DP.
34 PA13 bidirectional 5 V tolerant (FT) I/O with default function JTMS-SWDIO (serial wire debug data).
35 VSS_2 power_in Digital ground pin.
36 VDD_2 power_in Digital supply pin; the device supply range is 1.65 V to 3.6 V per the feature list.
37 PA14 bidirectional 5 V tolerant (FT) I/O with default function JTCK-SWCLK (serial wire debug clock).
38 PA15 bidirectional 5 V tolerant (FT) I/O with default function JTDI, alternate functions TIM2_CH1_ETR/SPI1_NSS/LCD_SEG17.
39 PB3 bidirectional 5 V tolerant (FT) I/O with default function JTDO, alternate functions TIM2_CH2/SPI1_SCK/LCD_SEG7 and additional function COMP2_INM.
40 PB4 bidirectional 5 V tolerant (FT) I/O with default function NJTRST, alternate functions TIM3_CH1/SPI1_MISO/LCD_SEG8 and additional function COMP2_INP.
41 PB5 bidirectional 5 V tolerant (FT) I/O with alternate functions I2C1_SMBA/TIM3_CH2/SPI1_MOSI/LCD_SEG9 and additional function COMP2_INP.
42 PB6 bidirectional 5 V tolerant (FT) I/O with alternate functions I2C1_SCL/TIM4_CH1/USART1_TX.
43 PB7 bidirectional 5 V tolerant (FT) I/O with alternate functions I2C1_SDA/TIM4_CH2/USART1_RX and additional function PVD_IN.
44 BOOT0 input Dedicated BOOT0 boot-mode selection input pin.
45 PB8 bidirectional 5 V tolerant (FT) I/O with alternate functions TIM4_CH3/I2C1_SCL/LCD_SEG16/TIM10_CH1.
46 PB9 bidirectional 5 V tolerant (FT) I/O with alternate functions TIM4_CH4/I2C1_SDA/LCD_COM3/TIM11_CH1.
47 VSS_3 power_in Digital ground pin.
48 VDD_3 power_in Digital supply pin; the device supply range is 1.65 V to 3.6 V per the feature list.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-48(7x7)
Category Embedded Processors & Controllers
Pins 48

CAD (KiCad official)

  • Symbol: STM32L152C8T6
  • Footprint: Package_QFP:LQFP-48_7x7mm_P0.5mm
  • 3D model: LQFP-48(7x7) (KiCad packages3D, STEP)
  • 3D model files: stm32l152c8t6-etched.step / stm32l152c8t6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32l152c8t6.step / stm32l152c8t6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (133 pp, sha256 5223296de36fe904, retrieved 2026-10-11, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF