main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers stm32l053r6t6: viewers · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Initial commit: component/stm32l053r6t6 · Ray 2d ago
stm32l053r6t6-etched.glb stm32l053r6t6: factory component page (tier=lcsc) · Ray 2d ago
stm32l053r6t6-etched.step stm32l053r6t6: factory component page (tier=lcsc) · Ray 2d ago
stm32l053r6t6-hero.glb stm32l053r6t6: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
stm32l053r6t6-hero.overlay.json Publish 0.1.0 · Ray 2d ago
stm32l053r6t6.glb Publish 0.1.0 · Ray 2d ago
stm32l053r6t6.kicad_mod Publish 0.1.0 · Ray 2d ago
stm32l053r6t6.kicad_sym Publish 0.1.0 · Ray 2d ago
stm32l053r6t6.lbr Publish 0.1.0 · Ray 2d ago
stm32l053r6t6.step Publish 0.1.0 · Ray 2d ago

STM32L053R6T6

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-64(10x10)

STM32L053R6T6 from STMicroelectronics, in a LQFP-64(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VLCD power_in LCD power supply pin (VLCD) for the LCD controller; see the optional LCD power supply scheme in section 6.1.7.
2 PC13 bidirectional 5 V tolerant I/O (FT) with alternate functions RTC_TAMP1/RTC_TS/RTC_OUT/WKUP2.
3 PC14-OSC32_IN bidirectional 5 V tolerant I/O (FT), default function PC14, with OSC32_IN low-speed oscillator input function.
4 PC15-OSC32_OUT bidirectional 3.3 V standard I/O (TC), default function PC15, with OSC32_OUT low-speed oscillator output function.
5 PH0-OSC_IN bidirectional 3.3 V standard I/O (TC), default function PH0, with OSC_IN high-speed oscillator input and USB_CRS_SYNC alternate function.
6 PH1-OSC_OUT bidirectional 3.3 V standard I/O (TC), default function PH1, with OSC_OUT high-speed oscillator output function.
7 NRST bidirectional Bidirectional reset pin with embedded weak pull-up resistor.
8 PC0 bidirectional 5 V tolerant I/O (FT) with alternate functions LPTIM1_IN1, LCD_SEG18, EVENTOUT, TSC_G7_IO1 and ADC input ADC_IN10.
9 PC1 bidirectional 5 V tolerant I/O (FT) with alternate functions LPTIM1_OUT, LCD_SEG19, EVENTOUT, TSC_G7_IO2 and ADC input ADC_IN11.
10 PC2 bidirectional 5 V tolerant I/O (FT) with alternate functions LPTIM1_IN2, LCD_SEG20, SPI2_MISO/I2S2_MCK, TSC_G7_IO3 and ADC input ADC_IN12.
11 PC3 bidirectional 5 V tolerant I/O (FT) with alternate functions LPTIM1_ETR, LCD_SEG21, SPI2_MOSI/I2S2_SD, TSC_G7_IO4 and ADC input ADC_IN13.
12 VSSA power_in Analog ground pin.
13 VDDA power_in Analog power supply pin.
14 PA0 bidirectional 3.3 V standard I/O (TC) with alternate functions TIM2_CH1, TSC_G1_IO1, USART2_CTS, TIM2_ETR, COMP1_OUT, and ADC_IN0, COMP1_INM6, RTC_TAMP2/WKUP1.
15 PA1 bidirectional 5 V tolerant I/O (FT) with alternate functions EVENTOUT, LCD_SEG0, TIM2_CH2, TSC_G1_IO2, USART2_RTS/USART2_DE, TIM21_ETR, and ADC_IN1, COMP1_INP.
16 PA2 bidirectional 5 V tolerant I/O (FT) with alternate functions TIM21_CH1, LCD_SEG1, TIM2_CH3, TSC_G1_IO3, USART2_TX, COMP2_OUT, and ADC_IN2, COMP2_INM6.
17 PA3 bidirectional 5 V tolerant I/O (FT) with alternate functions TIM21_CH2, LCD_SEG2, TIM2_CH4, TSC_G1_IO4, USART2_RX, and ADC_IN3, COMP2_INP.
18 VSS power_in Ground pin.
19 VDD power_in Power supply pin.
20 PA4 bidirectional 3.3 V standard I/O (TC) with reduced touch sensing sensitivity (sampling capacitor I/O recommended), alternate functions SPI1_NSS, TSC_G2_IO1, USART2_CK, TIM22_ETR, and ADC_IN4, COMP1_INM4, COMP2_INM4, DAC_OUT.
21 PA5 bidirectional 3.3 V standard I/O (TC) with alternate functions SPI1_SCK, TIM2_ETR, TSC_G2_IO2, TIM2_CH1, and ADC_IN5, COMP1_INM5, COMP2_INM5.
22 PA6 bidirectional 5 V tolerant I/O (FT) with alternate functions SPI1_MISO, LCD_SEG3, TSC_G2_IO3, LPUART1_CTS, TIM22_CH1, EVENTOUT, COMP1_OUT, and ADC_IN6.
23 PA7 bidirectional 5 V tolerant I/O (FT) with alternate functions SPI1_MOSI, LCD_SEG4, TSC_G2_IO4, TIM22_CH2, EVENTOUT, COMP2_OUT, and ADC_IN7.
24 PC4 bidirectional 5 V tolerant I/O (FT) with alternate functions EVENTOUT, LCD_SEG22, LPUART1_TX, and ADC input ADC_IN14.
25 PC5 bidirectional 5 V tolerant I/O (FT) with alternate functions LCD_SEG23, LPUART1_RX, TSC_G3_IO1, and ADC input ADC_IN15.
26 PB0 bidirectional 5 V tolerant I/O (FT) with alternate functions EVENTOUT, LCD_SEG5, TSC_G3_IO2, and additional functions LCD_VLCD3, ADC_IN8, VREF_OUT.
27 PB1 bidirectional 5 V tolerant I/O (FT) with alternate functions LCD_SEG6, TSC_G3_IO3, LPUART1_RTS/LPUART1_DE, and additional functions ADC_IN9, VREF_OUT.
28 PB2 bidirectional 5 V tolerant I/O (FT) with alternate functions LPTIM1_OUT, TSC_G3_IO4, and additional function LCD_VLCD2.
29 PB10 bidirectional 5 V tolerant I/O (FT) with alternate functions LCD_SEG10, TIM2_CH3, TSC_SYNC, LPUART1_TX, SPI2_SCK, I2C2_SCL.
30 PB11 bidirectional 5 V tolerant I/O (FT) with alternate functions EVENTOUT, LCD_SEG11, TIM2_CH4, TSC_G6_IO1, LPUART1_RX, I2C2_SDA.
31 VSS power_in Ground pin.
32 VDD power_in Power supply pin.
33 PB12 bidirectional 5 V tolerant I/O (FT) with alternate functions SPI2_NSS/I2S2_WS, LCD_SEG12, LPUART1_RTS/LPUART1_DE, TSC_G6_IO2, I2C2_SMBA, EVENTOUT, and additional function LCD_VLCD1.
34 PB13 bidirectional 5 V tolerant Fast-mode-Plus capable I/O (FTf) with alternate functions SPI2_SCK/I2S2_CK, LCD_SEG13, TSC_G6_IO3, LPUART1_CTS, I2C2_SCL, TIM21_CH1.
35 PB14 bidirectional 5 V tolerant Fast-mode-Plus capable I/O (FTf) with alternate functions SPI2_MISO/I2S2_MCK, LCD_SEG14, RTC_OUT, TSC_G6_IO4, LPUART1_RTS/LPUART1_DE, I2C2_SDA, TIM21_CH2.
36 PB15 bidirectional 5 V tolerant I/O (FT) with alternate functions SPI2_MOSI/I2S2_SD, LCD_SEG15, RTC_REFIN.
37 PC6 bidirectional 5 V tolerant I/O (FT) with alternate functions TIM22_CH1, LCD_SEG24, TSC_G8_IO1.
38 PC7 bidirectional 5 V tolerant I/O (FT) with alternate functions TIM22_CH2, LCD_SEG25, TSC_G8_IO2.
39 PC8 bidirectional 5 V tolerant I/O (FT) with alternate functions TIM22_ETR, LCD_SEG26, TSC_G8_IO3.
40 PC9 bidirectional 5 V tolerant I/O (FT) with alternate functions TIM21_ETR, LCD_SEG27, USB_NOE, TSC_G8_IO4.
41 PA8 bidirectional 5 V tolerant I/O (FT) with alternate functions MCO, LCD_COM0, USB_CRS_SYNC, EVENTOUT, USART1_CK.
42 PA9 bidirectional 5 V tolerant I/O (FT) with alternate functions MCO, LCD_COM1, TSC_G4_IO1, USART1_TX.
43 PA10 bidirectional 5 V tolerant I/O (FT) with alternate functions LCD_COM2, TSC_G4_IO2, USART1_RX.
44 PA11 bidirectional 5 V tolerant I/O (FT, note 2: powered by VDD_USB) with alternate functions SPI1_MISO, EVENTOUT, TSC_G4_IO3, USART1_CTS, COMP1_OUT, and additional function USB_DM.
45 PA12 bidirectional 5 V tolerant I/O (FT, note 2: powered by VDD_USB) with alternate functions SPI1_MOSI, EVENTOUT, TSC_G4_IO4, USART1_RTS/USART1_DE, COMP2_OUT, and additional function USB_DP.
46 PA13 bidirectional 5 V tolerant I/O (FT) with alternate functions SWDIO and USB_NOE.
47 VSS power_in Ground pin.
48 VDD_USB power_in Power supply pin for the I/O pins supplied through VDD_USB (PA11, PA12); VDD_USB must be used instead of VDD for characteristics referring to those pins.
49 PA14 bidirectional 5 V tolerant I/O (FT) with alternate functions SWCLK and USART2_TX.
50 PA15 bidirectional 5 V tolerant I/O (FT) with alternate functions SPI1_NSS, LCD_SEG17, TIM2_ETR, EVENTOUT, USART2_RX, TIM2_CH1.
51 PC10 bidirectional 5 V tolerant I/O (FT) with alternate functions LPUART1_TX and LCD_COM4/LCD_SEG28/LCD_SEG40.
52 PC11 bidirectional 5 V tolerant I/O (FT) with alternate functions LPUART1_RX and LCD_COM5/LCD_SEG29/LCD_SEG41.
53 PC12 bidirectional 5 V tolerant I/O (FT) with alternate functions LCD_COM6/LCD_SEG30/LCD_SEG42.
54 PD2 bidirectional 5 V tolerant I/O (FT) with alternate functions LPUART1_RTS/LPUART1_DE and LCD_COM7/LCD_SEG31/LCD_SEG43.
55 PB3 bidirectional 5 V tolerant I/O (FT) with alternate functions SPI1_SCK, LCD_SEG7, TIM2_CH2, TSC_G5I_O1 (as printed), EVENTOUT, and additional function COMP2_INN.
56 PB4 bidirectional 5 V tolerant I/O (FT) with alternate functions SPI1_MISO, LCD_SEG8, EVENTOUT, TSC_G5_IO2, TIM22_CH1, and additional function COMP2_INP.
57 PB5 bidirectional 5 V tolerant I/O (FT) with alternate functions SPI1_MOSI, LCD_SEG9, LPTIM1_IN1, I2C1_SMBA, TIM22_CH2, and additional function COMP2_INP.
58 PB6 bidirectional 5 V tolerant Fast-mode-Plus capable I/O (FTf) with alternate functions USART1_TX, I2C1_SCL, LPTIM1_ETR, TSC_G5_IO3, and additional function COMP2_INP.
59 PB7 bidirectional 5 V tolerant Fast-mode-Plus capable I/O (FTf) with alternate functions USART1_RX, I2C1_SDA, LPTIM1_IN2, TSC_G5_IO4, and additional functions COMP2_INP, PVD_IN.
60 BOOT0 input Dedicated BOOT0 boot-mode selection pin.
61 PB8 bidirectional 5 V tolerant Fast-mode-Plus capable I/O (FTf) with alternate functions LCD_SEG16, TSC_SYNC, I2C1_SCL.
62 PB9 bidirectional 5 V tolerant Fast-mode-Plus capable I/O (FTf) with alternate functions LCD_COM3, EVENTOUT, I2C1_SDA, SPI2_NSS/I2S2_WS.
63 VSS power_in Ground pin.
64 VDD power_in Power supply pin.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-64(10x10)
Category Embedded Processors & Controllers
Pins 64

CAD (KiCad official)

  • Symbol: STM32L053R6T6
  • Footprint: Package_QFP:LQFP-64_10x10mm_P0.5mm
  • 3D model: LQFP-64(10x10) (KiCad packages3D, STEP)
  • 3D model files: stm32l053r6t6-etched.step / stm32l053r6t6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32l053r6t6.step / stm32l053r6t6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (136 pp, sha256 b30ef01e0e2d9c80, retrieved 2026-10-07, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF