component

STM32L051K8T7

Public Made by Adom

by adom

STMicroelectronics Microcontrollers (MCU/MPU/SOC), LQFP-32(7x7). Pinout checked against ST's open pin data, KiCad symbol/footprint/3D.

componentembedded processors & controllersstm32l051k8t7factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
stm32l051k8t7 / README.md
History Download
Ray Initial commit: component/stm32l051k8t7 b40b323 1d ago

STM32L051K8T7

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-32(7x7)

STM32L051K8T7 from STMicroelectronics, in a LQFP-32(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Digital supply pin; the features list gives a 1.65 V to 3.6 V power supply, with all voltages referenced to VSS.
2 PC14-OSC32_IN bidirectional 5 V tolerant (FT) I/O with additional function OSC32_IN for the 32 kHz oscillator; all I/Os are floating inputs during and after reset unless a note states otherwise.
3 PC15-OSC32_OUT (PC15) bidirectional Standard 3.3 V I/O (TC) with additional function OSC32_OUT for the 32 kHz oscillator.
4 NRST bidirectional Bidirectional reset pin with embedded weak pull-up resistor (RST I/O structure).
5 VDDA power_in Analog supply pin for the analog peripherals, with all voltages referenced to VSS.
6 PA0 bidirectional Standard 3.3 V I/O (TC) with alternate functions TIM2_CH1, USART2_CTS, TIM2_ETR and COMP1_OUT, and additional functions COMP1_INM6, ADC_IN0 and RTC_TAMP2/WKUP1.
7 PA1 bidirectional 5 V tolerant (FT) I/O with alternate functions EVENTOUT, TIM2_CH2, USART2_RTS/USART2_DE and TIM21_ETR, and additional functions COMP1_INP and ADC_IN1.
8 PA2 bidirectional 5 V tolerant (FT) I/O with alternate functions TIM21_CH1, TIM2_CH3, USART2_TX and COMP2_OUT, and additional functions COMP2_INM6 and ADC_IN2.
9 PA3 bidirectional 5 V tolerant (FT) I/O with alternate functions TIM21_CH2, TIM2_CH4 and USART2_RX, and additional functions COMP2_INP and ADC_IN3.
10 PA4 bidirectional Standard 3.3 V I/O (TC) with alternate functions SPI1_NSS, USART2_CK and TIM22_ETR, and additional functions COMP1_INM4, COMP2_INM4 and ADC_IN4.
11 PA5 bidirectional Standard 3.3 V I/O (TC) with alternate functions SPI1_SCK, TIM2_ETR and TIM2_CH1, and additional functions COMP1_INM5, COMP2_INM5 and ADC_IN5.
12 PA6 bidirectional 5 V tolerant (FT) I/O with alternate functions SPI1_MISO, LPUART1_CTS, TIM22_CH1, EVENTOUT and COMP1_OUT, and additional function ADC_IN6.
13 PA7 bidirectional 5 V tolerant (FT) I/O with alternate functions SPI1_MOSI, TIM22_CH2, EVENTOUT and COMP2_OUT, and additional function ADC_IN7.
14 PB0 bidirectional 5 V tolerant (FT) I/O with alternate function EVENTOUT, and additional functions ADC_IN8 and VREF_OUT.
15 PB1 bidirectional 5 V tolerant (FT) I/O with alternate function LPUART1_RTS/LPUART1_DE, and additional functions ADC_IN9 and VREF_OUT.
16 VSS power_in Ground pin; all voltages are referenced to VSS.
17 VDD power_in Digital supply pin; the features list gives a 1.65 V to 3.6 V power supply, with all voltages referenced to VSS.
18 PA8 bidirectional 5 V tolerant (FT) I/O with alternate functions MCO, EVENTOUT and USART1_CK.
19 PA9 bidirectional 5 V tolerant (FT) I/O with alternate functions MCO and USART1_TX.
20 PA10 bidirectional 5 V tolerant (FT) I/O with alternate function USART1_RX.
21 PA11 bidirectional 5 V tolerant (FT) I/O with alternate functions SPI1_MISO, EVENTOUT, USART1_CTS and COMP1_OUT.
22 PA12 bidirectional 5 V tolerant (FT) I/O with alternate functions SPI1_MOSI, EVENTOUT, USART1_RTS/USART1_DE and COMP2_OUT.
23 PA13 bidirectional 5 V tolerant (FT) I/O with alternate function SWDIO (serial wire debug data).
24 PA14 bidirectional 5 V tolerant (FT) I/O with alternate functions SWCLK (serial wire debug clock) and USART2_TX.
25 PA15 bidirectional 5 V tolerant (FT) I/O with alternate functions SPI1_NSS, TIM2_ETR, EVENTOUT, USART2_RX and TIM2_CH1.
26 PB3 bidirectional 5 V tolerant (FT) I/O with alternate functions SPI1_SCK, TIM2_CH2 and EVENTOUT, and additional function COMP2_INN.
27 PB4 bidirectional 5 V tolerant (FT) I/O with alternate functions SPI1_MISO, EVENTOUT and TIM22_CH1, and additional function COMP2_INP.
28 PB5 bidirectional 5 V tolerant (FT) I/O with alternate functions SPI1_MOSI, LPTIM1_IN1, I2C1_SMBA and TIM22_CH2, and additional function COMP2_INP.
29 PB6 bidirectional 5 V tolerant, FM+ capable (FTf) I/O with alternate functions USART1_TX, I2C1_SCL and LPTIM1_ETR, and additional function COMP2_INP.
30 PB7 bidirectional 5 V tolerant, FM+ capable (FTf) I/O with alternate functions USART1_RX, I2C1_SDA and LPTIM1_IN2, and additional functions COMP2_INP and PVD_IN.
31 BOOT0 input Dedicated BOOT0 pin used for boot mode selection.
32 VSS power_in Ground pin; all voltages are referenced to VSS.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-32(7x7)
Category Embedded Processors & Controllers
Pins 32

CAD (KiCad official)

  • Symbol: STM32L051K8T7
  • Footprint: Package_QFP:LQFP-32_7x7mm_P0.8mm
  • 3D model: LQFP-32(7x7) (KiCad packages3D, STEP)
  • 3D model files: stm32l051k8t7-etched.step / stm32l051k8t7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32l051k8t7.step / stm32l051k8t7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (133 pp, sha256 232fdca5c41218a1, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF