main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers stm32l051c8t3: viewers · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Initial commit: component/stm32l051c8t3 · Ray 2d ago
stm32l051c8t3-etched.glb stm32l051c8t3: factory component page (tier=lcsc) · Ray 2d ago
stm32l051c8t3-etched.step stm32l051c8t3: factory component page (tier=lcsc) · Ray 2d ago
stm32l051c8t3-hero.glb stm32l051c8t3: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
stm32l051c8t3-hero.overlay.json Publish 0.1.0 · Ray 2d ago
stm32l051c8t3.glb Publish 0.1.0 · Ray 2d ago
stm32l051c8t3.kicad_mod Publish 0.1.0 · Ray 2d ago
stm32l051c8t3.kicad_sym Publish 0.1.0 · Ray 2d ago
stm32l051c8t3.lbr Publish 0.1.0 · Ray 2d ago
stm32l051c8t3.step Publish 0.1.0 · Ray 2d ago

STM32L051C8T3

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-48(7x7)

STM32L051C8T3 from STMicroelectronics, in a LQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Digital supply pin; the device power supply range is 1.65 V to 3.6 V.
2 PC13 bidirectional 5 V tolerant (FT) general-purpose I/O with additional functions RTC_TAMP1, RTC_TS, RTC_OUT and WKUP2.
3 PC14-OSC32_IN bidirectional 5 V tolerant (FT) I/O whose function after reset is PC14, with additional function OSC32_IN.
4 PC15-OSC32_OUT (PC15) bidirectional Standard 3.3 V (TC) I/O whose function after reset is PC15, with additional function OSC32_OUT.
5 PH0-OSC_IN bidirectional Standard 3.3 V (TC) I/O whose function after reset is PH0, with additional function OSC_IN.
6 PH1-OSC_OUT (PH1) bidirectional Standard 3.3 V (TC) I/O whose function after reset is PH1, with additional function OSC_OUT.
7 NRST bidirectional Bidirectional reset pin with embedded weak pull-up resistor.
8 VSSA power_in Analog ground pin.
9 VDDA power_in Analog supply pin for the analog blocks of the device.
10 PA0 bidirectional Standard 3.3 V (TC) I/O with alternate functions TIM2_CH1, USART2_CTS, TIM2_ETR and COMP1_OUT, and additional functions COMP1_INM6, ADC_IN0 and RTC_TAMP2/WKUP1.
11 PA1 bidirectional 5 V tolerant (FT) I/O with alternate functions EVENTOUT, TIM2_CH2, USART2_RTS/USART2_DE and TIM21_ETR, and additional functions COMP1_INP and ADC_IN1.
12 PA2 bidirectional 5 V tolerant (FT) I/O with alternate functions TIM21_CH1, TIM2_CH3, USART2_TX and COMP2_OUT, and additional functions COMP2_INM6 and ADC_IN2.
13 PA3 bidirectional 5 V tolerant (FT) I/O with alternate functions TIM21_CH2, TIM2_CH4 and USART2_RX, and additional functions COMP2_INP and ADC_IN3.
14 PA4 bidirectional Standard 3.3 V (TC) I/O with alternate functions SPI1_NSS, USART2_CK and TIM22_ETR, and additional functions COMP1_INM4, COMP2_INM4 and ADC_IN4.
15 PA5 bidirectional Standard 3.3 V (TC) I/O with alternate functions SPI1_SCK, TIM2_ETR and TIM2_CH1, and additional functions COMP1_INM5, COMP2_INM5 and ADC_IN5.
16 PA6 bidirectional 5 V tolerant (FT) I/O with alternate functions SPI1_MISO, LPUART1_CTS, TIM22_CH1, EVENTOUT and COMP1_OUT, and additional function ADC_IN6.
17 PA7 bidirectional 5 V tolerant (FT) I/O with alternate functions SPI1_MOSI, TIM22_CH2, EVENTOUT and COMP2_OUT, and additional function ADC_IN7.
18 PB0 bidirectional 5 V tolerant (FT) I/O with alternate function EVENTOUT, and additional functions ADC_IN8 and VREF_OUT.
19 PB1 bidirectional 5 V tolerant (FT) I/O with alternate function LPUART1_RTS/LPUART1_DE, and additional functions ADC_IN9 and VREF_OUT.
20 PB2 bidirectional 5 V tolerant (FT) I/O with alternate function LPTIM1_OUT.
21 PB10 bidirectional 5 V tolerant (FT) I/O with alternate functions TIM2_CH3, LPUART1_TX, SPI2_SCK and I2C2_SCL.
22 PB11 bidirectional 5 V tolerant (FT) I/O with alternate functions EVENTOUT, TIM2_CH4, LPUART1_RX and I2C2_SDA.
23 VSS power_in Ground pin.
24 VDD power_in Digital supply pin; the device power supply range is 1.65 V to 3.6 V.
25 PB12 bidirectional 5 V tolerant (FT) I/O with alternate functions SPI2_NSS/I2S2_WS, LPUART1_RTS/LPUART1_DE and EVENTOUT.
26 PB13 bidirectional 5 V tolerant, FM+ capable (FTf) I/O with alternate functions SPI2_SCK/I2S2_CK, LPUART1_CTS, I2C2_SCL and TIM21_CH1.
27 PB14 bidirectional 5 V tolerant, FM+ capable (FTf) I/O with alternate functions SPI2_MISO/I2S2_MCK, RTC_OUT, LPUART1_RTS/LPUART1_DE, I2C2_SDA and TIM21_CH2.
28 PB15 bidirectional 5 V tolerant (FT) I/O with alternate functions SPI2_MOSI/I2S2_SD and RTC_REFIN.
29 PA8 bidirectional 5 V tolerant (FT) I/O with alternate functions MCO, EVENTOUT and USART1_CK.
30 PA9 bidirectional 5 V tolerant (FT) I/O with alternate functions MCO and USART1_TX.
31 PA10 bidirectional 5 V tolerant (FT) I/O with alternate function USART1_RX.
32 PA11 bidirectional 5 V tolerant (FT) I/O supplied by VDDIO2, with alternate functions SPI1_MISO, EVENTOUT, USART1_CTS and COMP1_OUT.
33 PA12 bidirectional 5 V tolerant (FT) I/O supplied by VDDIO2, with alternate functions SPI1_MOSI, EVENTOUT, USART1_RTS/USART1_DE and COMP2_OUT.
34 PA13 bidirectional 5 V tolerant (FT) I/O with alternate function SWDIO (serial wire debug data).
35 VSS power_in Ground pin.
36 VDDIO2 power_in Supply pin for I/Os PA11 and PA12 (greyed out in the pinout figure).
37 PA14 bidirectional 5 V tolerant (FT) I/O with alternate functions SWCLK (serial wire debug clock) and USART2_TX.
38 PA15 bidirectional 5 V tolerant (FT) I/O with alternate functions SPI1_NSS, TIM2_ETR, EVENTOUT, USART2_RX and TIM2_CH1.
39 PB3 bidirectional 5 V tolerant (FT) I/O with alternate functions SPI1_SCK, TIM2_CH2 and EVENTOUT, and additional function COMP2_INN.
40 PB4 bidirectional 5 V tolerant (FT) I/O with alternate functions SPI1_MISO, EVENTOUT and TIM22_CH1, and additional function COMP2_INP.
41 PB5 bidirectional 5 V tolerant (FT) I/O with alternate functions SPI1_MOSI, LPTIM1_IN1, I2C1_SMBA and TIM22_CH2, and additional function COMP2_INP.
42 PB6 bidirectional 5 V tolerant, FM+ capable (FTf) I/O with alternate functions USART1_TX, I2C1_SCL and LPTIM1_ETR, and additional function COMP2_INP.
43 PB7 bidirectional 5 V tolerant, FM+ capable (FTf) I/O with alternate functions USART1_RX, I2C1_SDA and LPTIM1_IN2, and additional functions COMP2_INP and PVD_IN.
44 BOOT0 input Dedicated BOOT0 pin used to select the boot mode.
45 PB8 bidirectional 5 V tolerant, FM+ capable (FTf) I/O with alternate function I2C1_SCL.
46 PB9 bidirectional 5 V tolerant, FM+ capable (FTf) I/O with alternate functions EVENTOUT, I2C1_SDA and SPI2_NSS/I2S2_WS.
47 VSS power_in Ground pin.
48 VDD power_in Digital supply pin; the device power supply range is 1.65 V to 3.6 V.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-48(7x7)
Category Embedded Processors & Controllers
Pins 48

CAD (KiCad official)

  • Symbol: STM32L051C8T3
  • Footprint: Package_QFP:LQFP-48_7x7mm_P0.5mm
  • 3D model: LQFP-48(7x7) (KiCad packages3D, STEP)
  • 3D model files: stm32l051c8t3-etched.step / stm32l051c8t3-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32l051c8t3.step / stm32l051c8t3.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (133 pp, sha256 232fdca5c41218a1, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF