main
History Download
Ray Publish 0.1.0 2a73814 17d ago

STM32H743AII6

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · UFBGA-169

STM32H743AII6 from STMicroelectronics, in a UFBGA-169. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
A1 PE4 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TRACED1, SAI1_D2, DFSDM1_DATIN3, TIM15_CH1N, SPI4_NSS, FMC_A20, DCMI_D4, LCD_B0, among others.
A2 PE2 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TRACECLK, SAI1_CK1, SPI4_SCK, SAI1_MCLK_A, QUADSPI_BK1_IO2, FMC_A23, among others.
A3 VDD power_in Supply pin for the I/O and digital domains; standard operating voltage 1.62 to 3.6 V (Table 24).
A4 PI6 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TIM8_CH2, SAI2_SD_A, FMC_D28, DCMI_D6, LCD_B6, among others.
A5 PB6 bidirectional FT_f I/O (5 V tolerant, with I2C FM+ option); alternate functions include TIM16_CH1N, TIM4_CH1, I2C1_SCL, USART1_TX, FDCAN2_TX, among others.
A6 PI2 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TIM8_CH4, SPI2_MISO/I2S2_SDI, FMC_D26, DCMI_D9, LCD_G7, among others.
A7 VDD power_in Supply pin for the I/O and digital domains; standard operating voltage 1.62 to 3.6 V (Table 24).
A8 PG10 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include HRTIM_FLT5, SPI1_NSS/I2S1_WS, LCD_G3, SAI2_SD_B, FMC_NE3, DCMI_D2, among others.
A9 PD5 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include HRTIM_EEV3, USART2_TX, FDCAN1_TXFD_MODE, FMC_NWE, among others.
A10 VDD power_in Supply pin for the I/O and digital domains; standard operating voltage 1.62 to 3.6 V (Table 24).
A11 PC12 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TRACED3, HRTIM_EEV2, SPI3_MOSI/I2S3_SDO, USART3_CK, UART5_TX, SDMMC1_CK, DCMI_D9, among others.
A12 PC10 bidirectional FT_ha I/O (5 V tolerant, high-speed low-voltage, analog option); alternate functions include HRTIM_EEV1, DFSDM1_CKIN5, SPI3_SCK/I2S3_CK, USART3_TX, UART4_TX, QUADSPI_BK1_IO1, DCMI_D8, among others.
A13 PI0 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TIM5_CH4, SPI2_NSS/I2S2_WS, FDCAN1_RXFD_MODE, FMC_D24, DCMI_D13, LCD_G5, among others.
B1 PC15 bidirectional FT I/O with OSC32_OUT additional function (LSE); the oscillator function is kept during and after reset except power-on reset, and output is frequency-limited per Table 63.
B2 PE3 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TRACED0, TIM15_BKIN, SAI1_SD_B, SAI4_SD_B, FMC_A19, EVENTOUT.
B3 VSS power_in Ground reference pin; all voltages are referenced to VSS (Section 6.1).
B4 VDDLDO power_in Supply for the internal regulator, requiring VDDLDO at or below VDD and 1.62 to 3.6 V (Table 24).
B5 PB8 bidirectional FT_fh I/O (5 V tolerant, I2C FM+ and high-speed low-voltage options); alternate functions include TIM16_CH1, TIM4_CH3, DFSDM1_CKIN7, I2C1_SCL, FDCAN1_RX, SDMMC1_D4, DCMI_D6, among others.
B6 PB4 bidirectional FT I/O; alternate functions include NJTRST, TIM16_BKIN, TIM3_CH1, HRTIM_EEV6, SPI1_MISO/I2S1_SDI, SPI3_MISO/I2S3_SDI, SDMMC2_D3, UART7_TX, among others.
B7 PI3 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TIM8_ETR, SPI2_MOSI/I2S2_SDO, FMC_D27, DCMI_D10, EVENTOUT.
B8 PG11 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include LPTIM1_IN2, HRTIM_EEV4, SPI1_SCK/I2S1_CK, SPDIFRX1_IN1, SDMMC2_D2, ETH_MII_TX_EN, DCMI_D3, LCD_B3, among others.
B9 PD6 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include SAI1_D1, DFSDM1_CKIN4, SPI3_MOSI/I2S3_SDO, USART2_RX, SAI4_D1, SDMMC2_CK, FMC_NWAIT, DCMI_D10, among others.
B10 VSS power_in Ground reference pin; all voltages are referenced to VSS (Section 6.1).
B11 PC11 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include HRTIM_FLT2, DFSDM1_DATIN5, SPI3_MISO/I2S3_SDI, USART3_RX, UART4_RX, QUADSPI_BK2_NCS, SDMMC1_D3, DCMI_D4, among others.
B12 PA14 bidirectional FT I/O multiplexed with JTCK-SWCLK (debug function after reset); alternate function EVENTOUT.
B13 PI1 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TIM8_BKIN2, SPI2_SCK/I2S2_CK, FMC_D25, DCMI_D8, LCD_G6, among others.
C1 PC14 bidirectional FT I/O with OSC32_IN additional function (LSE); the oscillator function is kept during and after reset except power-on reset, and output is frequency-limited per Table 63.
C2 PE6 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TRACED3, TIM1_BKIN2, SAI1_D1, TIM15_CH2, SPI4_MOSI, FMC_A22, DCMI_D7, LCD_G1, among others.
C3 PE5 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TRACED2, SAI1_CK2, DFSDM1_CKIN3, TIM15_CH1, SPI4_MISO, FMC_A21, DCMI_D6, LCD_G0, among others.
C4 PDR_ON input FT input pin listed in Table 9 with no alternate or additional functions given in the table.
C5 PB9 bidirectional FT_fh I/O (5 V tolerant, I2C FM+ and high-speed low-voltage options); alternate functions include TIM17_CH1, TIM4_CH4, DFSDM1_DATIN7, I2C1_SDA, FDCAN1_TX, SDMMC1_D5, DCMI_D7, LCD_B7, among others.
C6 PB5 bidirectional FT I/O; alternate functions include TIM17_BKIN, TIM3_CH2, I2C1_SMBA, SPI1_MOSI/I2S1_SDO, FDCAN2_RX, OTG_HS_ULPI_D7, FMC_SDCKE1, DCMI_D10, UART5_RX, among others.
C7 PG14 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TRACED1, LPTIM1_ETR, SPI6_MOSI, USART6_TX, QUADSPI_BK2_IO3, FMC_A25, LCD_B0, among others.
C8 PG9 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include SPI1_MISO/I2S1_SDI, USART6_RX, SPDIFRX1_IN4, QUADSPI_BK2_IO2, SAI2_FS_B, FMC_NE2/FMC_NCE, DCMI_VSYNC, among others.
C9 PD4 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include HRTIM_FLT3, SAI3_FS_A, USART2_RTS/USART2_DE, FDCAN1_RXFD_MODE, FMC_NOE, EVENTOUT.
C10 PD1 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include DFSDM1_DATIN6, SAI3_SD_A, UART4_TX, FDCAN1_TX, FMC_D3/FMC_DA3, EVENTOUT.
C11 PA15 bidirectional FT I/O multiplexed with JTDI (debug function after reset); alternate functions include TIM2_CH1/TIM2_ETR, HRTIM_FLT1, CEC, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, UART4_RTS/UART4_DE, UART7_TX, among others.
C12 VSS power_in Ground reference pin; all voltages are referenced to VSS (Section 6.1).
C13 VDD power_in Supply pin for the I/O and digital domains; standard operating voltage 1.62 to 3.6 V (Table 24).
D1 VDD power_in Supply pin for the I/O and digital domains; standard operating voltage 1.62 to 3.6 V (Table 24).
D2 VSS power_in Ground reference pin; all voltages are referenced to VSS (Section 6.1).
D3 PC13 bidirectional FT I/O with RTC_TAMP1/RTC_TS/WKUP2 additional functions; output is frequency-limited per Table 62 and Table 63.
D4 PE1 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include LPTIM1_IN2, HRTIM_SCOUT, UART8_TX, FDCAN1_TXFD_MODE, FMC_NBL1, DCMI_D3, EVENTOUT.
D5 PE0 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include LPTIM1_ETR, TIM4_ETR, HRTIM_SCIN, LPTIM2_ETR, UART8_RX, FDCAN1_RXFD_MODE, FMC_NBL0, DCMI_D2, EVENTOUT.
D6 PB7 bidirectional FT_fa I/O (5 V tolerant, I2C FM+ and analog options) with PVD_IN additional function; alternate functions include TIM17_CH1N, TIM4_CH2, I2C1_SDA, USART1_RX, FMC_NL, DCMI_VSYNC, among others.
D7 PG13 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TRACED0, LPTIM1_OUT, HRTIM_EEV10, SPI6_SCK, USART6_CTS/USART6_NSS, ETH_MII_TXD0/ETH_RMII_TXD0, FMC_A24, LCD_R0, among others.
D8 PD7 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include DFSDM1_DATIN4, SPI1_MOSI/I2S1_SDO, DFSDM1_CKIN1, USART2_CK, SPDIFRX1_IN1, SDMMC2_CMD, FMC_NE1, EVENTOUT.
D9 PD3 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include DFSDM1_CKOUT, SPI2_SCK/I2S2_CK, USART2_CTS/USART2_NSS, FMC_CLK, DCMI_D5, LCD_G7, EVENTOUT.
D10 PD0 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include DFSDM1_CKIN6, SAI3_SCK_A, UART4_RX, FDCAN1_RX, FMC_D2/FMC_DA2, EVENTOUT.
D11 PA13 bidirectional FT I/O multiplexed with JTMS/SWDIO (debug function after reset); alternate function EVENTOUT.
D12 VDDLDO power_in Supply for the internal regulator, requiring VDDLDO at or below VDD and 1.62 to 3.6 V (Table 24).
D13 VCAP passive External capacitor pin for the main regulator; CEXT is 2.2 µF with ESR below 100 mΩ (Table 25).
E1 PI11 bidirectional FT I/O with WKUP4 additional function; alternate functions include LCD_G6, OTG_HS_ULPI_DIR, EVENTOUT.
E2 PI7 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TIM8_CH3, SAI2_FS_A, FMC_D29, DCMI_D7, LCD_B7, EVENTOUT.
E3 VBAT power_in Backup-domain supply input for RTC, LSE and backup registers, with VBAT charging capability; range 1.2 to 3.6 V (Figure 15).
E4 PF1 bidirectional FT_f I/O (5 V tolerant, I2C FM+ option); alternate functions include I2C2_SCL, FMC_A1, EVENTOUT.
E5 PF3 bidirectional FT_ha I/O (5 V tolerant, high-speed low-voltage and analog options); alternate function FMC_A3, EVENTOUT; additional function ADC3_INP5.
E6 BOOT0 input Dedicated BOOT0 input pin; input voltage range 0 to 9 V (Table 24).
E7 PG15 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include USART6_CTS/USART6_NSS, FMC_SDNCAS, DCMI_D13, EVENTOUT.
E8 PG12 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include LPTIM1_IN1, HRTIM_EEV5, SPI6_MISO, USART6_RTS/USART6_DE, SPDIFRX1_IN2, LCD_B4, FMC_NE4, LCD_B1, among others.
E9 PD2 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TRACED2, TIM3_ETR, UART5_RX, SDMMC1_CMD, DCMI_D11, EVENTOUT.
E10 PA10 bidirectional FT_u I/O (5 V tolerant, USB option); alternate functions include TIM1_CH3, HRTIM_CHC2, LPUART1_RX, USART1_RX, FDCAN1_TXFD_MODE, OTG_FS_ID, MDIOS_MDIO, LCD_B4, among others.
E11 PA9 bidirectional FT_u I/O (5 V tolerant, USB option) with OTG_FS_VBUS additional function; alternate functions include TIM1_CH2, HRTIM_CHC1, LPUART1_TX, I2C3_SMBA, SPI2_SCK/I2S2_CK, USART1_TX, FDCAN1_RXFD_MODE, among others.
E12 PA8 bidirectional FT_fha I/O (5 V tolerant, I2C FM+, high-speed low-voltage and analog options); alternate functions include MCO1, TIM1_CH1, HRTIM_CHB2, TIM8_BKIN2, I2C3_SCL, USART1_CK, OTG_FS_SOF, UART7_RX, among others.
E13 PA12 bidirectional FT_u I/O (5 V tolerant, USB option); alternate functions include TIM1_ETR, HRTIM_CHD2, LPUART1_RTS/LPUART1_DE, SPI2_SCK/I2S2_CK, UART4_TX, USART1_RTS/USART1_DE, SAI2_FS_B, FDCAN1_TX, OTG_FS_DP, among others.
F1 PI13 bidirectional FT I/O; alternate functions include LCD_VSYNC and EVENTOUT.
F2 PI12 bidirectional FT I/O; alternate functions include LCD_HSYNC and EVENTOUT.
F3 PF0 bidirectional FT_f I/O (5 V tolerant, I2C FM+ option); alternate functions include I2C2_SDA, FMC_A0, EVENTOUT.
F4 PF2 bidirectional FT I/O; alternate functions include I2C2_SMBA, FMC_A2, EVENTOUT.
F5 PF5 bidirectional FT_ha I/O (5 V tolerant, high-speed low-voltage and analog options); alternate function FMC_A5, EVENTOUT; additional function ADC3_INP4.
F6 PF7 bidirectional FT_ha I/O (5 V tolerant, high-speed low-voltage and analog options); alternate functions include TIM17_CH1, SPI5_SCK, SAI1_MCLK_B, UART7_TX, SAI4_MCLK_B, QUADSPI_BK1_IO2, EVENTOUT; additional function ADC3_INP3.
F7 PB3 bidirectional FT I/O multiplexed with JTDO/TRACESWO (debug function after reset); alternate functions include TIM2_CH2, HRTIM_FLT4, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, SDMMC2_D2, CRS_SYNC, UART7_RX, EVENTOUT.
F8 PG4 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TIM1_BKIN2, TIM1_BKIN2_COMP12, FMC_A14/FMC_BA0, EVENTOUT.
F9 PC6 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include HRTIM_CHA1, TIM3_CH1, TIM8_CH1, DFSDM1_CKIN3, I2S2_MCK, USART6_TX, FMC_NWAIT, SDMMC2_D6, DCMI_D0, LCD_HSYNC, among others.
F10 PC7 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TRGIO, HRTIM_CHA2, TIM3_CH2, TIM8_CH2, DFSDM1_DATIN3, I2S3_MCK, USART6_RX, FMC_NE1, SDMMC2_D7, DCMI_D1, LCD_G6, among others.
F11 PC9 bidirectional FT_fh I/O (5 V tolerant, I2C FM+ and high-speed low-voltage options); alternate functions include MCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA, I2S_CKIN, UART5_CTS, QUADSPI_BK1_IO0, LCD_G3, DCMI_D3, LCD_B2, among others.
F12 PC8 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TRACED1, HRTIM_CHB1, TIM3_CH3, TIM8_CH3, USART6_CK, UART5_RTS/UART5_DE, FMC_NE2/FMC_NCE, SDMMC1_D0, DCMI_D2, among others.
F13 PA11 bidirectional FT_u I/O (5 V tolerant, USB option); alternate functions include TIM1_CH4, HRTIM_CHD1, LPUART1_CTS, SPI2_NSS/I2S2_WS, UART4_RX, USART1_CTS/USART1_NSS, FDCAN1_RX, OTG_FS_DM, LCD_R4, among others.
G1 VDD power_in Supply pin for the I/O and digital domains; standard operating voltage 1.62 to 3.6 V (Table 24).
G2 VSS power_in Ground reference pin; all voltages are referenced to VSS (Section 6.1).
G3 PF4 bidirectional FT_ha I/O (5 V tolerant, high-speed low-voltage and analog options); alternate function FMC_A4, EVENTOUT; additional functions ADC3_INN5, ADC3_INP9.
G4 PF6 bidirectional FT_ha I/O (5 V tolerant, high-speed low-voltage and analog options); alternate functions include TIM16_CH1, SPI5_NSS, SAI1_SD_B, UART7_RX, SAI4_SD_B, QUADSPI_BK1_IO3, EVENTOUT; additional functions ADC3_INN4, ADC3_INP8.
G5 PF9 bidirectional FT_ha I/O (5 V tolerant, high-speed low-voltage and analog options); alternate functions include TIM17_CH1N, SPI5_MOSI, SAI1_FS_B, UART7_CTS, SAI4_FS_B, TIM14_CH1, QUADSPI_BK1_IO1, EVENTOUT; additional function ADC3_INP2.
G6 NRST bidirectional Bidirectional reset pin with embedded weak pull-up resistor (RST structure).
G7 PF13 bidirectional FT_ha I/O (5 V tolerant, high-speed low-voltage and analog options); alternate functions include DFSDM1_DATIN6, I2C4_SMBA, FMC_A7, EVENTOUT; additional function ADC2_INP2.
G8 PE7 bidirectional TT_ha I/O (3.3 V tolerant, high-speed low-voltage and analog options); alternate functions include TIM1_ETR, DFSDM1_DATIN2, UART7_RX, QUADSPI_BK2_IO0, FMC_D4/FMC_DA4, EVENTOUT; additional functions OPAMP2_VOUT, COMP2_INM.
G9 PG6 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TIM17_BKIN, HRTIM_CHE1, QUADSPI_BK1_NCS, FMC_NE3, DCMI_D12, LCD_R7, EVENTOUT.
G10 PG7 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include HRTIM_CHE2, SAI1_MCLK_A, USART6_CK, FMC_INT, DCMI_D13, LCD_CLK, EVENTOUT.
G11 PG8 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TIM8_ETR, SPI6_NSS, USART6_RTS/USART6_DE, SPDIFRX1_IN3, ETH_PPS_OUT, FMC_SDCLK, LCD_G7, EVENTOUT.
G12 VDD50USB power_in USB 5 V-domain supply pin listed in Table 9 and the power scheme; no operating range for it is given in Table 24.
G13 VDD33USB power_in USB domain supply, 3.0 to 3.6 V when USB is used (Table 24).
H1 PH0-OSC_IN bidirectional FT I/O with OSC_IN additional function (HSE oscillator input); alternate function EVENTOUT.
H2 PH1-OSC_OUT bidirectional FT I/O with OSC_OUT additional function (HSE oscillator output); alternate function EVENTOUT.
H3 PF10 bidirectional FT_ha I/O (5 V tolerant, high-speed low-voltage and analog options); alternate functions include TIM16_BKIN, SAI1_D3, QUADSPI_CLK, SAI4_D3, DCMI_D11, LCD_DE, EVENTOUT; additional functions ADC3_INN2, ADC3_INP6.
H4 PF8 bidirectional FT_ha I/O (5 V tolerant, high-speed low-voltage and analog options); alternate functions include TIM16_CH1N, SPI5_MISO, SAI1_SCK_B, UART7_RTS/UART7_DE, TIM13_CH1, QUADSPI_BK1_IO0, EVENTOUT; additional functions ADC3_INN3, ADC3_INP7.
H5 PJ1 bidirectional FT I/O; alternate functions include LCD_R2 and EVENTOUT.
H6 PA4 bidirectional TT_a I/O (3.3 V tolerant, analog option supplied by VDDA); alternate functions include D1PWREN, TIM5_ETR, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, SPI6_NSS, OTG_HS_SOF, DCMI_HSYNC, LCD_VSYNC, EVENTOUT; additional functions ADC12_INP18, DAC1_OUT1.
H7 PF14 bidirectional FT_fha I/O (5 V tolerant, I2C FM+, high-speed low-voltage and analog options); alternate functions include DFSDM1_CKIN6, I2C4_SCL, FMC_A8, EVENTOUT; additional functions ADC2_INN2, ADC2_INP6.
H8 PE8 bidirectional TT_ha I/O (3.3 V tolerant, high-speed low-voltage and analog options); alternate functions include TIM1_CH1N, DFSDM1_CKIN2, UART7_TX, QUADSPI_BK2_IO1, FMC_D5/FMC_DA5, COMP2_OUT, EVENTOUT; additional function OPAMP2_VINM.
H9 PG2 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TIM8_BKIN, TIM8_BKIN_COMP12, FMC_A12, EVENTOUT.
H10 PG3 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TIM8_BKIN2, TIM8_BKIN2_COMP12, FMC_A13, EVENTOUT.
H11 PG5 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TIM1_ETR, FMC_A15/FMC_BA1, EVENTOUT.
H12 VSS power_in Ground reference pin; all voltages are referenced to VSS (Section 6.1).
H13 VDD power_in Supply pin for the I/O and digital domains; standard operating voltage 1.62 to 3.6 V (Table 24).
J1 PC0 bidirectional FT_a I/O (5 V tolerant, analog option supplied by VDDA); alternate functions include DFSDM1_CKIN0, DFSDM1_DATIN4, SAI2_FS_B, OTG_HS_ULPI_STP, FMC_SDNWE, LCD_R5, among others; additional function ADC123_INP10.
J2 PC1 bidirectional FT_ha I/O (5 V tolerant, high-speed low-voltage and analog options); alternate functions include TRACED0, SAI1_D1, DFSDM1_DATIN0, SPI2_MOSI/I2S2_SDO, SDMMC2_CK, ETH_MDC, MDIOS_MDC, among others; additional functions ADC123_INN10, ADC123_INP11, RTC_TAMP3/WKUP5.
J3 VSSA power_in Analog ground pin for the analog domain (ADC, DAC, OPAMP, COMP and VREFBUF).
J4 PJ0 bidirectional FT I/O; alternate functions include LCD_R7, LCD_R1 and EVENTOUT.
J5 PA0 bidirectional FT_a I/O (5 V tolerant, analog option supplied by VDDA); alternate functions include TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, TIM15_BKIN, USART2_CTS/USART2_NSS, UART4_TX, SDMMC2_CMD, SAI2_SD_B, ETH_MII_CRS, EVENTOUT; additional functions ADC1_INP16, WKUP0.
J6 PA7 bidirectional TT_a I/O (3.3 V tolerant, analog option supplied by VDDA); alternate functions include TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SDO, SPI6_MOSI, TIM14_CH1, ETH_MII_RX_DV/ETH_RMII_CRS_DV, FMC_SDNWE, EVENTOUT; additional functions ADC12_INN3, ADC12_INP7, OPAMP1_VINM.
J7 PF15 bidirectional FT_fh I/O (5 V tolerant, I2C FM+ and high-speed low-voltage options); alternate functions include I2C4_SDA, FMC_A9, EVENTOUT.
J8 PE9 bidirectional TT_ha I/O (3.3 V tolerant, high-speed low-voltage and analog options); alternate functions include TIM1_CH1, DFSDM1_CKOUT, UART7_RTS/UART7_DE, QUADSPI_BK2_IO2, FMC_D6/FMC_DA6, EVENTOUT; additional functions OPAMP2_VINP, COMP2_INP.
J9 PE14 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TIM1_CH4, SPI4_MOSI, SAI2_MCLK_B, FMC_D11/FMC_DA11, LCD_CLK, EVENTOUT.
J10 PD11 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include LPTIM2_IN2, I2C4_SMBA, USART3_CTS/USART3_NSS, QUADSPI_BK1_IO0, SAI2_SD_A, FMC_A16, EVENTOUT.
J11 PD13 bidirectional FT_fh I/O (5 V tolerant, I2C FM+ and high-speed low-voltage options); alternate functions include LPTIM1_OUT, TIM4_CH2, I2C4_SDA, QUADSPI_BK1_IO3, SAI2_SCK_A, FMC_A18, EVENTOUT.
J12 PD15 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TIM4_CH4, SAI3_MCLK_A, UART8_RTS/UART8_DE, FMC_D1/FMC_DA1, EVENTOUT.
J13 PD14 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TIM4_CH3, SAI3_MCLK_B, UART8_CTS, FMC_D0/FMC_DA0, EVENTOUT.
K1 PC3_C passive TT_a analog-capable pad (ANA) that is a separate pad from PC3, connected through an analog switch configured in SYSCFG; additional function ADC3_INP1.
K2 PC2_C passive TT_a analog-capable pad (ANA) that is a separate pad from PC2, connected through an analog switch configured in SYSCFG; additional functions ADC3_INN1, ADC3_INP0.
K3 PH4 bidirectional FT_fa I/O (5 V tolerant, I2C FM+ and analog options); alternate functions include I2C2_SCL, LCD_G5, OTG_HS_ULPI_NXT, LCD_G4, EVENTOUT; additional functions ADC3_INN14, ADC3_INP15.
K4 PA1 bidirectional FT_ha I/O (5 V tolerant, high-speed low-voltage and analog options); alternate functions include TIM2_CH2, TIM5_CH2, LPTIM3_OUT, TIM15_CH1N, USART2_RTS/USART2_DE, UART4_RX, QUADSPI_BK1_IO3, SAI2_MCLK_B, ETH_MII_RX_CLK/ETH_RMII_REF_CLK, LCD_R2, EVENTOUT; additional functions ADC1_INN16, ADC1_INP17.
K5 PA6 bidirectional FT_a I/O (5 V tolerant, analog option supplied by VDDA); alternate functions include TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO/I2S1_SDI, SPI6_MISO, TIM13_CH1, MDIOS_MDC, DCMI_PIXCLK, LCD_G2, EVENTOUT; additional function ADC12_INP3.
K6 PC4 bidirectional TT_a I/O (3.3 V tolerant, analog option supplied by VDDA); alternate functions include DFSDM1_CKIN2, I2S1_MCK, SPDIFRX1_IN3, ETH_MII_RXD0/ETH_RMII_RXD0, FMC_SDNE0, EVENTOUT; additional functions ADC12_INP4, OPAMP1_VOUT, COMP1_INM.
K7 PG0 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include FMC_A10 and EVENTOUT.
K8 PE13 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TIM1_CH3, DFSDM1_CKIN5, SPI4_MISO, SAI2_FS_B, FMC_D10/FMC_DA10, COMP2_OUT, LCD_DE, EVENTOUT.
K9 PH10 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TIM5_CH1, I2C4_SMBA, FMC_D18, DCMI_D1, LCD_R4, EVENTOUT.
K10 PH12 bidirectional FT_fh I/O (5 V tolerant, I2C FM+ and high-speed low-voltage options); alternate functions include TIM5_CH3, I2C4_SDA, FMC_D20, DCMI_D3, LCD_R6, EVENTOUT.
K11 PD9 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include DFSDM1_DATIN3, SAI3_SD_B, USART3_RX, FDCAN2_RXFD_MODE, FMC_D14/FMC_DA14, EVENTOUT.
K12 PD10 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include DFSDM1_CKOUT, SAI3_FS_B, USART3_CK, FDCAN2_TXFD_MODE, FMC_D15/FMC_DA15, LCD_B3, EVENTOUT.
K13 PD12 bidirectional FT_fh I/O (5 V tolerant, I2C FM+ and high-speed low-voltage options); alternate functions include LPTIM1_IN1, TIM4_CH1, LPTIM2_IN1, I2C4_SCL, USART3_RTS/USART3_DE, QUADSPI_BK1_IO1, SAI2_FS_A, FMC_A17, EVENTOUT.
L1 VDDA power_in Analog supply, 1.62 to 3.6 V when the ADC or COMP is used (Table 24).
L2 VREF+ power_in Positive voltage reference pin (VREF+) for the analog peripherals, listed for this package in Table 9.
L3 PH5 bidirectional FT_fa I/O (5 V tolerant, I2C FM+ and analog options); alternate functions include I2C2_SDA, SPI5_NSS, FMC_SDNWE, EVENTOUT; additional functions ADC3_INN15, ADC3_INP16.
L4 PA5 bidirectional TT_ha I/O (3.3 V tolerant, high-speed low-voltage and analog options); alternate functions include D2PWREN, TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK/I2S1_CK, SPI6_SCK, OTG_HS_ULPI_CK, LCD_R4, EVENTOUT; additional functions ADC12_INN18, ADC12_INP19, DAC1_OUT2.
L5 PB1 bidirectional TT_u I/O (3.3 V tolerant, USB option); alternate functions include TIM1_CH3N, TIM3_CH4, TIM8_CH3N, DFSDM1_DATIN1, LCD_R6, OTG_HS_ULPI_D2, ETH_MII_RXD3, LCD_G0, EVENTOUT; additional functions ADC12_INP5, COMP1_INM.
L6 PB2 bidirectional FT_ha I/O (5 V tolerant, high-speed low-voltage and analog options); alternate functions include RTC_OUT, SAI1_D1, DFSDM1_CKIN1, SAI1_SD_A, SPI3_MOSI/I2S3_SDO, SAI4_SD_A, QUADSPI_CLK, SAI4_D1, EVENTOUT; additional function COMP1_INP.
L7 PG1 bidirectional TT_h I/O (3.3 V tolerant, high-speed low-voltage); alternate function FMC_A11 and EVENTOUT; additional function OPAMP2_VINM.
L8 PE12 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TIM1_CH3N, DFSDM1_DATIN5, SPI4_SCK, SAI2_SCK_B, FMC_D9/FMC_DA9, COMP1_OUT, LCD_B4, EVENTOUT.
L9 PB10 bidirectional FT_f I/O (5 V tolerant, I2C FM+ option); alternate functions include TIM2_CH3, HRTIM_SCOUT, LPTIM2_IN1, I2C2_SCL, SPI2_SCK/I2S2_CK, DFSDM1_DATIN7, USART3_TX, QUADSPI_BK1_NCS, OTG_HS_ULPI_D3, ETH_MII_RX_ER, LCD_G4, EVENTOUT.
L10 PH11 bidirectional FT_fh I/O (5 V tolerant, I2C FM+ and high-speed low-voltage options); alternate functions include TIM5_CH2, I2C4_SCL, FMC_D19, DCMI_D2, LCD_R5, EVENTOUT.
L11 PB13 bidirectional FT_u I/O (5 V tolerant, USB option) with OTG_HS_VBUS additional function; alternate functions include TIM1_CH1N, LPTIM2_OUT, SPI2_SCK/I2S2_CK, DFSDM1_CKIN1, USART3_CTS/USART3_NSS, FDCAN2_TX, OTG_HS_ULPI_D6, UART5_TX, EVENTOUT.
L12 VSS power_in Ground reference pin; all voltages are referenced to VSS (Section 6.1).
L13 VDD power_in Supply pin for the I/O and digital domains; standard operating voltage 1.62 to 3.6 V (Table 24).
M1 VDD power_in Supply pin for the I/O and digital domains; standard operating voltage 1.62 to 3.6 V (Table 24).
M2 VSS power_in Ground reference pin; all voltages are referenced to VSS (Section 6.1).
M3 PH3 bidirectional FT_ha I/O (5 V tolerant, high-speed low-voltage and analog options); alternate functions include QUADSPI_BK2_IO1, SAI2_MCLK_B, ETH_MII_COL, FMC_SDNE0, LCD_R1, EVENTOUT; additional functions ADC3_INN13, ADC3_INP14.
M4 VSS power_in Ground reference pin; all voltages are referenced to VSS (Section 6.1).
M5 PB0 bidirectional FT_a I/O (5 V tolerant, analog option supplied by VDDA); alternate functions include TIM1_CH2N, TIM3_CH3, TIM8_CH2N, DFSDM1_CKOUT, UART4_CTS, LCD_R3, OTG_HS_ULPI_D1, ETH_MII_RXD2, LCD_G1, EVENTOUT; additional functions ADC12_INN5, ADC12_INP9, OPAMP1_VINP, COMP1_INP.
M6 PF11 bidirectional FT_a I/O (5 V tolerant, analog option supplied by VDDA); alternate functions include SPI5_MOSI, SAI2_SD_B, FMC_SDNRAS, DCMI_D12, EVENTOUT; additional function ADC1_INP2.
M7 VSS power_in Ground reference pin; all voltages are referenced to VSS (Section 6.1).
M8 PE10 bidirectional FT_ha I/O (5 V tolerant, high-speed low-voltage and analog options); alternate functions include TIM1_CH2N, DFSDM1_DATIN4, UART7_CTS, QUADSPI_BK2_IO3, FMC_D7/FMC_DA7, EVENTOUT; additional function COMP2_INM.
M9 PB11 bidirectional FT_f I/O (5 V tolerant, I2C FM+ option); alternate functions include TIM2_CH4, HRTIM_SCIN, LPTIM2_ETR, I2C2_SDA, DFSDM1_CKIN7, USART3_RX, OTG_HS_ULPI_D4, ETH_MII_TX_EN/ETH_RMII_TX_EN, LCD_G5, EVENTOUT.
M10 VDDLDO power_in Supply for the internal regulator, requiring VDDLDO at or below VDD and 1.62 to 3.6 V (Table 24).
M11 VSS power_in Ground reference pin; all voltages are referenced to VSS (Section 6.1).
M12 PD8 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include DFSDM1_CKIN3, SAI3_SCK_B, USART3_TX, SPDIFRX1_IN2, FMC_D13/FMC_DA13, EVENTOUT.
M13 PB15 bidirectional FT_u I/O (5 V tolerant, USB option); alternate functions include RTC_REFIN, TIM1_CH3N, TIM12_CH2, TIM8_CH3N, USART1_RX, SPI2_MOSI/I2S2_SDO, DFSDM1_CKIN2, UART4_CTS, SDMMC2_D1, OTG_HS_DP, EVENTOUT.
N1 PA2 bidirectional FT_a I/O (5 V tolerant, analog option supplied by VDDA); alternate functions include TIM2_CH3, TIM5_CH3, LPTIM4_OUT, TIM15_CH1, USART2_TX, SAI2_SCK_B, ETH_MDIO, MDIOS_MDIO, LCD_R1, EVENTOUT; additional functions ADC12_INP14, WKUP1.
N2 PH2 bidirectional FT_ha I/O (5 V tolerant, high-speed low-voltage and analog options); alternate functions include LPTIM1_IN2, QUADSPI_BK2_IO0, SAI2_SCK_B, ETH_MII_CRS, FMC_SDCKE0, LCD_R0, EVENTOUT; additional function ADC3_INP13.
N3 PA3 bidirectional FT_ha I/O (5 V tolerant, high-speed low-voltage and analog options); alternate functions include TIM2_CH4, TIM5_CH4, LPTIM5_OUT, TIM15_CH2, USART2_RX, LCD_B2, OTG_HS_ULPI_D0, ETH_MII_COL, LCD_B5, EVENTOUT; additional function ADC12_INP15.
N4 VDD power_in Supply pin for the I/O and digital domains; standard operating voltage 1.62 to 3.6 V (Table 24).
N5 PC5 bidirectional TT_a I/O (3.3 V tolerant, analog option supplied by VDDA); alternate functions include SAI1_D3, DFSDM1_DATIN2, SPDIFRX1_IN4, SAI4_D3, ETH_MII_RXD1/ETH_RMII_RXD1, FMC_SDCKE0, COMP1_OUT, EVENTOUT; additional functions ADC12_INN4, ADC12_INP8, OPAMP1_VINM.
N6 PF12 bidirectional FT_ha I/O (5 V tolerant, high-speed low-voltage and analog options); alternate function FMC_A6, EVENTOUT; additional functions ADC1_INN2, ADC1_INP6.
N7 VDD power_in Supply pin for the I/O and digital domains; standard operating voltage 1.62 to 3.6 V (Table 24).
N8 PE11 bidirectional FT_ha I/O (5 V tolerant, high-speed low-voltage and analog options); alternate functions include TIM1_CH2, DFSDM1_CKIN4, SPI4_NSS, SAI2_SD_B, FMC_D8/FMC_DA8, LCD_G3, EVENTOUT; additional function COMP2_INP.
N9 PE15 bidirectional FT_h I/O (5 V tolerant, high-speed low-voltage); alternate functions include TIM1_BKIN, FMC_D12/FMC_DA12, TIM1_BKIN_COMP12/COMP_TIM1_BKIN, LCD_R7, EVENTOUT.
N10 VCAP passive External capacitor pin for the main regulator; CEXT is 2.2 µF with ESR below 100 mΩ (Table 25).
N11 VDD power_in Supply pin for the I/O and digital domains; standard operating voltage 1.62 to 3.6 V (Table 24).
N12 PB12 bidirectional FT_u I/O (5 V tolerant, USB option); alternate functions include TIM1_BKIN, I2C2_SMBA, SPI2_NSS/I2S2_WS, DFSDM1_DATIN1, USART3_CK, FDCAN2_RX, OTG_HS_ULPI_D5, ETH_MII_TXD0/ETH_RMII_TXD0, OTG_HS_ID, UART5_RX, EVENTOUT.
N13 PB14 bidirectional FT_u I/O (5 V tolerant, USB option); alternate functions include TIM1_CH2N, TIM12_CH1, TIM8_CH2N, USART1_TX, SPI2_MISO/I2S2_SDI, DFSDM1_DATIN2, USART3_RTS/USART3_DE, UART4_RTS/UART4_DE, SDMMC2_D0, OTG_HS_DM, EVENTOUT.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package UFBGA-169
Category Embedded Processors & Controllers
Pins 169

CAD (KiCad official)

  • Symbol: STM32H743AII6
  • Footprint: Package_BGA:UFBGA-169_7x7mm_Layout13x13_P0.5mm
  • 3D model: UFBGA-169 (KiCad packages3D, STEP)
  • 3D model files: stm32h743aii6-etched.step / stm32h743aii6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32h743aii6.step / stm32h743aii6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (357 pp, sha256 9c74d2015445f7c3, retrieved 2026-10-10, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF