component
STM32H735ZGT6
Public Made by Adomby adom
STMicroelectronics Microcontrollers (MCU/MPU/SOC), LQFP-144(20x20). Pinout checked against ST's open pin data, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 14d ago |
| viewers | 14d ago |
| package.json | 14d ago |
| page.json | 14d ago |
| README.md | 14d ago |
| stm32h735zgt6-etched.glb | 14d ago |
| stm32h735zgt6-etched.step | 14d ago |
| stm32h735zgt6-hero.glb | 14d ago |
| stm32h735zgt6-hero.overlay.json | 14d ago |
| stm32h735zgt6.glb | 14d ago |
| stm32h735zgt6.kicad_mod | 14d ago |
| stm32h735zgt6.kicad_sym | 14d ago |
| stm32h735zgt6.lbr | 14d ago |
| stm32h735zgt6.step | 14d ago |
STM32H735ZGT6
STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-144(20x20)
STM32H735ZGT6 from STMicroelectronics, in a LQFP-144(20x20). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | PE2 | bidirectional | 5 V tolerant (FT_h) I/O with high-speed low-voltage option; alternate functions include TRACECLK, SAI1_CK1, USART10_RX, SPI4_SCK, SAI1_MCLK_A, SAI4_MCLK_A, OCTOSPIM_P1_IO2, SAI4_CK1, ETH_MII_TXD3 and FMC_A23 (full list in Table 9). |
| 2 | PE3 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include TRACED0, TIM15_BKIN, SAI1_SD_B, SAI4_SD_B, USART10_TX and FMC_A19. |
| 3 | PE4 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include TRACED1, SAI1_D2, DFSDM1_DATIN3, TIM15_CH1N, SPI4_NSS, SAI1_FS_A, SAI4_FS_A, FMC_A20, DCMI_D4/PSSI_D4 and LCD_B0. |
| 4 | PE5 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include TRACED2, SAI1_CK2, DFSDM1_CKIN3, TIM15_CH1, SPI4_MISO, SAI1_SCK_A, FMC_A21, DCMI_D6/PSSI_D6 and LCD_G0. |
| 5 | PE6 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include TRACED3, TIM1_BKIN2, SAI1_D1, TIM15_CH2, SPI4_MOSI, SAI1_SD_A, SAI4_D1, FMC_A22, DCMI_D7/PSSI_D7 and LCD_G1. |
| 6 | VSS | power_in | Ground pin; all voltages are referenced to VSS. |
| 7 | VDD | power_in | Standard operating voltage supply, 1.62 V to 3.6 V (Table 13). |
| 8 | VBAT | power_in | Backup-domain supply for the RTC and the 32x32-bit backup registers, used in VBAT mode. |
| 9 | PC13 | bidirectional | 5 V tolerant (FT) I/O with additional functions RTC_TAMP1/RTC_TS and WKUP4; alternate function EVENTOUT. |
| 10 | PC14-OSC32_IN | bidirectional | 5 V tolerant (FT) I/O that is also the low-speed oscillator input OSC32_IN; alternate function EVENTOUT. |
| 11 | PC15-OSC32_OUT | bidirectional | 5 V tolerant (FT) I/O that is also the low-speed oscillator output OSC32_OUT; alternate function EVENTOUT. |
| 12 | VSS | power_in | Ground pin; all voltages are referenced to VSS. |
| 13 | VDD | power_in | Standard operating voltage supply, 1.62 V to 3.6 V (Table 13). |
| 14 | VSSSMPS | power_in | Ground pin of the internal SMPS step-down converter. |
| 15 | VLXSMPS | power_out | Switching output node of the SMPS step-down converter; external SMPS components are described in Section 6.3.3. |
| 16 | VDDSMPS | power_in | Supply for the internal SMPS step-down converter, 1.62 V to 3.6 V with VDDSMPS = VDD (Table 13). |
| 17 | VFBSMPS | input | Feedback pin of the SMPS step-down converter; external components are described in Section 6.3.3. |
| 18 | VSS | power_in | Ground pin; all voltages are referenced to VSS. |
| 19 | VDD | power_in | Standard operating voltage supply, 1.62 V to 3.6 V (Table 13). |
| 20 | PF6 | bidirectional | 5 V tolerant (FT_ha) I/O with analog option supplied by VDDA; alternate functions include TIM16_CH1, FDCAN3_RX, SPI5_NSS, SAI1_SD_B, UART7_RX, SAI4_SD_B, OCTOSPIM_P1_IO3 and TIM23_CH1; additional functions ADC3_INN4 and ADC3_INP8. |
| 21 | PF7 | bidirectional | 5 V tolerant (FT_ha) I/O with analog option supplied by VDDA; alternate functions include TIM17_CH1, FDCAN3_TX, SPI5_SCK, SAI1_MCLK_B, UART7_TX, SAI4_MCLK_B, OCTOSPIM_P1_IO2 and TIM23_CH2; additional function ADC3_INP3. |
| 22 | PF8 | bidirectional | 5 V tolerant (FT_ha) I/O with analog option supplied by VDDA; alternate functions include TIM16_CH1N, SPI5_MISO, SAI1_SCK_B, UART7_RTS/UART7_DE, SAI4_SCK_B, TIM13_CH1, OCTOSPIM_P1_IO0 and TIM23_CH3; additional functions ADC3_INN3 and ADC3_INP7. |
| 23 | PF9 | bidirectional | 5 V tolerant (FT_ha) I/O with analog option supplied by VDDA; alternate functions include TIM17_CH1N, SPI5_MOSI, SAI1_FS_B, UART7_CTS, SAI4_FS_B, TIM14_CH1, OCTOSPIM_P1_IO1 and TIM23_CH4; additional function ADC3_INP2. |
| 24 | PF10 | bidirectional | 5 V tolerant (FT_ha) I/O with analog option supplied by VDDA; alternate functions include TIM16_BKIN, SAI1_D3, PSSI_D15, OCTOSPIM_P1_CLK, SAI4_D3, DCMI_D11/PSSI_D11 and LCD_DE; additional functions ADC3_INN2 and ADC3_INP6. |
| 25 | PH0-OSC_IN | bidirectional | 5 V tolerant (FT) I/O that is also the high-speed oscillator input OSC_IN; alternate function EVENTOUT. |
| 26 | PH1-OSC_OUT | bidirectional | 5 V tolerant (FT) I/O that is also the high-speed oscillator output OSC_OUT; alternate function EVENTOUT. |
| 27 | NRST | bidirectional | Bidirectional reset pin with embedded weak pull-up resistor. |
| 28 | PC0 | bidirectional | 5 V tolerant (FT_ha) I/O with analog option supplied by VDDA; alternate functions include FMC_D12/FMC_AD12, DFSDM1_CKIN0, SAI4_FS_B, FMC_A25, OTG_HS_ULPI_STP, LCD_G2, FMC_SDNWE and LCD_R5; additional function ADC123_INP10. |
| 29 | PC1 | bidirectional | 5 V tolerant (FT_ha) I/O with analog option supplied by VDDA; alternate functions include TRACED0, SAI4_D1, SAI1_D1, DFSDM1_DATIN0, SPI2_MOSI/I2S2_SDO, SAI1_SD_A, SDMMC2_CK, OCTOSPIM_P1_IO4, ETH_MDC, MDIOS_MDC and LCD_G5; additional functions ADC123_INN10, ADC123_INP11, RTC_TAMP3 and WKUP6. |
| 30 | PC2_C | passive | Analog-capable pin (TT_a structure, 3.3 V tolerant with analog option supplied by VDDA) with additional functions ADC3_INN1 and ADC3_INP0. |
| 31 | PC3_C | passive | Analog-capable pin (TT_a structure, 3.3 V tolerant with analog option supplied by VDDA) with additional function ADC3_INP1. |
| 32 | VDD | power_in | Standard operating voltage supply, 1.62 V to 3.6 V (Table 13). |
| 33 | VSS | power_in | Ground pin; all voltages are referenced to VSS. |
| 34 | VSSA | power_in | Analog ground pin; ground potential differences between all ground pins are limited to 50 mV. |
| 35 | VREF+ | power_in | Positive voltage reference pin for the ADCs and DACs; the datasheet shows decoupling both with VREF+ connected to VDDA and with VREF+ not connected to VDDA. |
| 36 | VDDA | power_in | Analog supply, 1.62 V to 3.6 V when the ADC or COMP is used; DAC needs at least 1.8 V, OPAMP at least 2.0 V and VREFBUF at least 1.8 V (Table 13). |
| 37 | PA0 | bidirectional | 5 V tolerant (FT_ha) I/O with analog option supplied by VDDA; alternate functions include TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, SPI6_NSS/I2S6_WS, USART2_CTS/USART2_NSS, UART4_TX, SDMMC2_CMD, ETH_MII_CRS and FMC_A19; additional functions ADC1_INP16 and WKUP1. |
| 38 | PA1 | bidirectional | 5 V tolerant (FT_ha) I/O with analog option supplied by VDDA; alternate functions include TIM2_CH2, TIM5_CH2, LPTIM3_OUT, TIM15_CH1N, USART2_RTS/USART2_DE, UART4_RX, OCTOSPIM_P1_IO3 and LCD_R2; additional functions ADC1_INN16 and ADC1_INP17. |
| 39 | PA2 | bidirectional | 5 V tolerant (FT_ha) I/O with analog option supplied by VDDA; alternate functions include TIM2_CH3, TIM5_CH3, LPTIM4_OUT, TIM15_CH1, OCTOSPIM_P1_IO0, USART2_TX (boot), ETH_MDIO, MDIOS_MDIO and LCD_R1; additional functions ADC12_INP14 and WKUP2. |
| 40 | PA3 | bidirectional | 5 V tolerant (FT_ha) I/O with analog option supplied by VDDA; alternate functions include TIM2_CH4, TIM5_CH4, LPTIM5_OUT, TIM15_CH2, I2S6_MCK, OCTOSPIM_P1_IO2, USART2_RX (boot), OTG_HS_ULPI_D0, ETH_MII_COL and LCD_B5; additional function ADC12_INP15. |
| 41 | VSS | power_in | Ground pin; all voltages are referenced to VSS. |
| 42 | VDD | power_in | Standard operating voltage supply, 1.62 V to 3.6 V (Table 13). |
| 43 | PA4 | bidirectional | 3.3 V tolerant (TT_ha) I/O with analog option supplied by VDDA; alternate functions include D1PWREN, TIM5_ETR, SPI1_NSS (boot)/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, SPI6_NSS/I2S6_WS, FMC_D8/FMC_AD8, DCMI_HSYNC/PSSI_DE and LCD_VSYNC; additional functions ADC12_INP18 and DAC1_OUT1. |
| 44 | PA5 | bidirectional | 3.3 V tolerant (TT_ha) I/O with analog option supplied by VDDA; alternate functions include D2PWREN, TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK (boot)/I2S1_CK, SPI6_SCK/I2S6_CK, OTG_HS_ULPI_CK, FMC_D9/FMC_AD9, PSSI_D14 and LCD_R4; additional functions ADC12_INN18, ADC12_INP19 and DAC1_OUT2. |
| 45 | PA6 | bidirectional | 5 V tolerant (FT_ha) I/O with analog option supplied by VDDA; alternate functions include TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO (boot)/I2S1_SDI, OCTOSPIM_P1_IO3, SPI6_MISO/I2S6_SDI, TIM13_CH1, MDIOS_MDC, DCMI_PIXCLK/PSSI_PDCK and LCD_G2; additional function ADC12_INP3. |
| 46 | PA7 | bidirectional | 3.3 V tolerant (TT_ha) I/O with analog option supplied by VDDA; alternate functions include TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI (boot)/I2S1_SDO, SPI6_MOSI/I2S6_SDO, TIM14_CH1, OCTOSPIM_P1_IO2, ETH_MII_RX_DV/ETH_RMII_CRS_DV, FMC_SDNWE and LCD_VSYNC; additional functions ADC12_INN3, ADC12_INP7 and OPAMP1_VINM. |
| 47 | PC4 | bidirectional | 3.3 V tolerant (TT_ha) I/O with analog option supplied by VDDA; alternate functions include PWR_DEEPSLEEP, FMC_A22, DFSDM1_CKIN2, I2S1_MCK, SPDIFRX1_IN3, SDMMC2_CKIN, ETH_MII_RXD0/ETH_RMII_RXD0, FMC_SDNE0 and LCD_R7; additional functions ADC12_INP4, OPAMP1_VOUT and COMP1_INM. |
| 48 | PC5 | bidirectional | 3.3 V tolerant (TT_ha) I/O with analog option supplied by VDDA; alternate functions include PWR_SLEEP, SAI4_D3, SAI1_D3, DFSDM1_DATIN2, PSSI_D15, SPDIFRX1_IN4, OCTOSPIM_P1_DQS, ETH_MII_RXD1/ETH_RMII_RXD1, FMC_SDCKE0, COMP1_OUT and LCD_DE; additional functions ADC12_INN4, ADC12_INP8 and OPAMP1_VINM. |
| 49 | PB0 | bidirectional | 3.3 V tolerant (TT_ha) I/O with analog option supplied by VDDA; alternate functions include TIM1_CH2N, TIM3_CH3, TIM8_CH2N, OCTOSPIM_P1_IO1, DFSDM1_CKOUT, UART4_CTS, LCD_R3, OTG_HS_ULPI_D1, ETH_MII_RXD2 and LCD_G1; additional functions ADC12_INN5, ADC12_INP9, OPAMP1_VINP and COMP1_INP. |
| 50 | PB1 | bidirectional | 5 V tolerant (FT_ha) I/O with analog option supplied by VDDA; alternate functions include TIM1_CH3N, TIM3_CH4, TIM8_CH3N, OCTOSPIM_P1_IO0, DFSDM1_DATIN1, LCD_R6, OTG_HS_ULPI_D2, ETH_MII_RXD3 and LCD_G0; additional functions ADC12_INP5 and COMP1_INM. |
| 51 | PB2 | bidirectional | 5 V tolerant (FT_ha) I/O with analog option supplied by VDDA; alternate functions include RTC_OUT, SAI4_D1, SAI1_D1, DFSDM1_CKIN1, SAI1_SD_A, SPI3_MOSI/I2S3_SDO, SAI4_SD_A, OCTOSPIM_P1_CLK, OCTOSPIM_P1_DQS, ETH_TX_ER and TIM23_ETR; additional function COMP1_INP. |
| 52 | PF11 | bidirectional | 5 V tolerant (FT_ha) I/O with analog option supplied by VDDA; alternate functions include SPI5_MOSI, OCTOSPIM_P1_NCLK, SAI4_SD_B, FMC_NRAS, DCMI_D12/PSSI_D12 and TIM24_CH1; additional function ADC1_INP2. |
| 53 | PF14 | bidirectional | 5 V tolerant (FT_fha) I/O with FM+ and analog options (analog supplied by VDDA); alternate functions include DFSDM1_CKIN6, I2C4_SCL, FMC_A8 and TIM24_CH4; additional functions ADC2_INN2 and ADC2_INP6. |
| 54 | PF15 | bidirectional | 5 V tolerant (FT_fh) I/O with FM+ option; alternate functions include I2C4_SDA, FMC_A9 and EVENTOUT. |
| 55 | VSS | power_in | Ground pin; all voltages are referenced to VSS. |
| 56 | VDD | power_in | Standard operating voltage supply, 1.62 V to 3.6 V (Table 13). |
| 57 | PE7 | bidirectional | 3.3 V tolerant (TT_ha) I/O with analog option supplied by VDDA; alternate functions include TIM1_ETR, DFSDM1_DATIN2, UART7_RX, OCTOSPIM_P1_IO4 and FMC_D4/FMC_AD4; additional functions OPAMP2_VOUT and COMP2_INM. |
| 58 | PE8 | bidirectional | 3.3 V tolerant (TT_ha) I/O with analog option supplied by VDDA; alternate functions include TIM1_CH1N, DFSDM1_CKIN2, UART7_TX, OCTOSPIM_P1_IO5, FMC_D5/FMC_AD5 and COMP2_OUT; additional function OPAMP2_VINM. |
| 59 | PE9 | bidirectional | 3.3 V tolerant (TT_ha) I/O with analog option supplied by VDDA; alternate functions include TIM1_CH1, DFSDM1_CKOUT, UART7_RTS/UART7_DE, OCTOSPIM_P1_IO6 and FMC_D6/FMC_AD6; additional functions OPAMP2_VINP and COMP2_INP. |
| 60 | PE10 | bidirectional | 5 V tolerant (FT_ha) I/O with analog option supplied by VDDA; alternate functions include TIM1_CH2N, DFSDM1_DATIN4, UART7_CTS, OCTOSPIM_P1_IO7 and FMC_D7/FMC_AD7; additional function COMP2_INM. |
| 61 | PE11 | bidirectional | 5 V tolerant (FT_ha) I/O with analog option supplied by VDDA; alternate functions include TIM1_CH2, DFSDM1_CKIN4, SPI4_NSS (boot), SAI4_SD_B, OCTOSPIM_P1_NCS, FMC_D8/FMC_AD8 and LCD_G3; additional function COMP2_INP. |
| 62 | PE12 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include TIM1_CH3N, DFSDM1_DATIN5, SPI4_SCK (boot), SAI4_SCK_B, FMC_D9/FMC_AD9, COMP1_OUT and LCD_B4. |
| 63 | PE13 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include TIM1_CH3, DFSDM1_CKIN5, SPI4_MISO (boot), SAI4_FS_B, FMC_D10/FMC_AD10, COMP2_OUT and LCD_DE. |
| 64 | PE14 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include TIM1_CH4, SPI4_MOSI (boot), SAI4_MCLK_B, FMC_D11/FMC_AD11, LCD_CLK and EVENTOUT. |
| 65 | PE15 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include TIM1_BKIN, USART10_CK, FMC_D12/FMC_AD12, TIM1_BKIN_COMP12 and LCD_R7. |
| 66 | PB10 | bidirectional | 5 V tolerant (FT_fh) I/O with FM+ option; alternate functions include TIM2_CH3, LPTIM2_IN1, I2C2_SCL, SPI2_SCK/I2S2_CK, DFSDM1_DATIN7, USART3_TX (boot), OCTOSPIM_P1_NCS, OTG_HS_ULPI_D3, ETH_MII_RX_ER and LCD_G4. |
| 67 | PB11 | bidirectional | 5 V tolerant (FT_f) I/O with FM+ option; alternate functions include TIM2_CH4, LPTIM2_ETR, I2C2_SDA, DFSDM1_CKIN7, USART3_RX (boot), OTG_HS_ULPI_D4, ETH_MII_TX_EN/ETH_RMII_TX_EN and LCD_G5. |
| 68 | VCAP | power_out | Connection for the external capacitor of the internal core-supply regulator; see Section 6.3.2 (VCAP external capacitor). |
| 69 | VSS | power_in | Ground pin; all voltages are referenced to VSS. |
| 70 | VDDLDO | power_in | Supply for the internal LDO regulator, 1.62 V to 3.6 V and not higher than VDD (Table 13). |
| 71 | VDD | power_in | Standard operating voltage supply, 1.62 V to 3.6 V (Table 13). |
| 72 | PB12 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include TIM1_BKIN, OCTOSPIM_P1_NCLK, I2C2_SMBA, SPI2_NSS/I2S2_WS, DFSDM1_DATIN1, USART3_CK, FDCAN2_RX, OTG_HS_ULPI_D5, ETH_MII_TXD0/ETH_RMII_TXD0 and UART5_RX. |
| 73 | PB13 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include TIM1_CH1N, LPTIM2_OUT, OCTOSPIM_P1_IO2, SPI2_SCK/I2S2_CK, DFSDM1_CKIN1, USART3_CTS/USART3_NSS, FDCAN2_TX, OTG_HS_ULPI_D6, SDMMC1_D0, DCMI_D2/PSSI_D2 and UART5_TX. |
| 74 | PB14 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include TIM1_CH2N, TIM12_CH1, TIM8_CH2N, USART1_TX, SPI2_MISO/I2S2_SDI, DFSDM1_DATIN2, USART3_RTS/USART3_DE, UART4_RTS/UART4_DE, SDMMC2_D0, FMC_D10/FMC_AD10 and LCD_CLK. |
| 75 | PB15 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include RTC_REFIN, TIM1_CH3N, TIM12_CH2, TIM8_CH3N, USART1_RX, SPI2_MOSI/I2S2_SDO, DFSDM1_CKIN2, UART4_CTS, SDMMC2_D1, FMC_D11/FMC_AD11 and LCD_G7. |
| 76 | PD8 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include DFSDM1_CKIN3, USART3_TX (boot), SPDIFRX1_IN2 and FMC_D13/FMC_AD13. |
| 77 | PD9 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include DFSDM1_DATIN3, USART3_RX (boot) and FMC_D14/FMC_AD14. |
| 78 | PD10 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include DFSDM1_CKOUT, USART3_CK, FMC_D15/FMC_AD15 and LCD_B3. |
| 79 | VDD | power_in | Standard operating voltage supply, 1.62 V to 3.6 V (Table 13). |
| 80 | VSS | power_in | Ground pin; all voltages are referenced to VSS. |
| 81 | PD11 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include LPTIM2_IN2, I2C4_SMBA, USART3_CTS/USART3_NSS, OCTOSPIM_P1_IO0, SAI4_SD_A and FMC_A16/FMC_CLE. |
| 82 | PD12 | bidirectional | 5 V tolerant (FT_fh) I/O with FM+ option; alternate functions include LPTIM1_IN1, TIM4_CH1, LPTIM2_IN1, I2C4_SCL, FDCAN3_RX, USART3_RTS/USART3_DE, OCTOSPIM_P1_IO1, SAI4_FS_A, FMC_A17/FMC_ALE and DCMI_D12/PSSI_D12. |
| 83 | PD13 | bidirectional | 5 V tolerant (FT_fh) I/O with FM+ option; alternate functions include LPTIM1_OUT, TIM4_CH2, I2C4_SDA, FDCAN3_TX, OCTOSPIM_P1_IO3, SAI4_SCK_A, UART9_RTS/UART9_DE, FMC_A18 and DCMI_D13/PSSI_D13. |
| 84 | PD14 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include TIM4_CH3, UART8_CTS, UART9_RX, FMC_D0/FMC_AD0 and EVENTOUT. |
| 85 | PD15 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include TIM4_CH4, UART8_RTS/UART8_DE, UART9_TX, FMC_D1/FMC_AD1 and EVENTOUT. |
| 86 | PG6 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include TIM17_BKIN, OCTOSPIM_P1_NCS, FMC_NE3, DCMI_D12/PSSI_D12 and LCD_R7. |
| 87 | PG7 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include SAI1_MCLK_A, USART6_CK, OCTOSPIM_P2_DQS, FMC_INT, DCMI_D13/PSSI_D13 and LCD_CLK. |
| 88 | PG8 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include TIM8_ETR, SPI6_NSS/I2S6_WS, USART6_RTS/USART6_DE, SPDIFRX1_IN3, ETH_PPS_OUT, FMC_SDCLK and LCD_G7. |
| 89 | VSS | power_in | Ground pin; all voltages are referenced to VSS. |
| 90 | VDD50USB | power_in | USB regulator supply input, 4 V to 5.5 V when the USB regulator is ON (Table 13). |
| 91 | VDD33USB | power_in | USB domain supply, 3.0 V to 3.6 V when USB is used, and 0 to 3.6 V when USB is not used (Table 13). |
| 92 | VDD | power_in | Standard operating voltage supply, 1.62 V to 3.6 V (Table 13). |
| 93 | PC6 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include TIM3_CH1, TIM8_CH1, DFSDM1_CKIN3, I2S2_MCK, USART6_TX, SDMMC1_D0DIR, FMC_NWAIT, SDMMC2_D6, SDMMC1_D6, DCMI_D0/PSSI_D0, LCD_HSYNC and SWPMI_IO. |
| 94 | PC7 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include DBTRGIO, TIM3_CH2, TIM8_CH2, DFSDM1_DATIN3, I2S3_MCK, USART6_RX, FMC_NE1, SDMMC2_D7, SWPMI_TX, SDMMC1_D7, DCMI_D1/PSSI_D1 and LCD_G6. |
| 95 | PC8 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include TRACED1, TIM3_CH3, TIM8_CH3, USART6_CK, UART5_RTS/UART5_DE, FMC_NE2/FMC_NCE, FMC_INT, SWPMI_RX, SDMMC1_D0 and DCMI_D2/PSSI_D2. |
| 96 | PC9 | bidirectional | 5 V tolerant (FT_fh) I/O with FM+ option; alternate functions include MCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA (boot), I2S_CKIN, I2C5_SDA, UART5_CTS, OCTOSPIM_P1_IO0, LCD_G3, SWPMI_SUSPEND, SDMMC1_D1, DCMI_D3/PSSI_D3 and LCD_B2. |
| 97 | PA8 | bidirectional | 5 V tolerant (FT_fh) I/O with FM+ option; alternate functions include MCO1, TIM1_CH1, TIM8_BKIN2, I2C3_SCL (boot), I2C5_SCL, USART1_CK, OTG_HS_SOF, UART7_RX, LCD_B3, LCD_R6 and TIM8_BKIN2_COMP12. |
| 98 | PA9 | bidirectional | 5 V tolerant (FT_u) I/O with USB option supplied by VDD33USB; alternate functions include TIM1_CH2, LPUART1_TX, I2C3_SMBA, SPI2_SCK/I2S2_CK, I2C5_SMBA, USART1_TX (boot), ETH_TX_ER, DCMI_D0/PSSI_D0 and LCD_R5; additional function OTG_HS_VBUS. |
| 99 | PA10 | bidirectional | 5 V tolerant (FT_u) I/O with USB option supplied by VDD33USB; alternate functions include TIM1_CH3, LPUART1_RX, USART1_RX (boot), OTG_HS_ID, MDIOS_MDIO, LCD_B4, DCMI_D1/PSSI_D1 and LCD_B1. |
| 100 | PA11 | bidirectional | 5 V tolerant (FT_u) I/O with USB option supplied by VDD33USB; alternate functions include TIM1_CH4, LPUART1_CTS, SPI2_NSS/I2S2_WS, UART4_RX, USART1_CTS/USART1_NSS, FDCAN1_RX and LCD_R4; additional function OTG_HS_DM (boot). |
| 101 | PA12 | bidirectional | 5 V tolerant (FT_u) I/O with USB option supplied by VDD33USB; alternate functions include TIM1_ETR, LPUART1_RTS/LPUART1_DE, SPI2_SCK/I2S2_CK, UART4_TX, USART1_RTS/USART1_DE, SAI4_FS_B, FDCAN1_TX, TIM1_BKIN2 and LCD_R5; additional function OTG_HS_DP (boot). |
| 102 | PA13(JTMS/SWDIO) | bidirectional | 5 V tolerant (FT) I/O whose default function is JTMS/SWDIO; alternate function EVENTOUT. |
| 103 | VCAP | power_out | Connection for the external capacitor of the internal core-supply regulator; see Section 6.3.2 (VCAP external capacitor). |
| 104 | VSS | power_in | Ground pin; all voltages are referenced to VSS. |
| 105 | VDDLDO | power_in | Supply for the internal LDO regulator, 1.62 V to 3.6 V and not higher than VDD (Table 13). |
| 106 | VDD | power_in | Standard operating voltage supply, 1.62 V to 3.6 V (Table 13). |
| 107 | PA14(JTCK/SWCLK) | bidirectional | 5 V tolerant (FT) I/O whose default function is JTCK/SWCLK; alternate function EVENTOUT. |
| 108 | PA15(JTDI) | bidirectional | 5 V tolerant (FT) I/O whose default function is JTDI; alternate functions include TIM2_CH1/TIM2_ETR, CEC, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, SPI6_NSS/I2S6_WS, UART4_RTS/UART4_DE, LCD_R3, UART7_TX and LCD_B6. |
| 109 | PC10 | bidirectional | 5 V tolerant (FT_fh) I/O with FM+ option; alternate functions include DFSDM1_CKIN5, I2C5_SDA, SPI3_SCK (boot)/I2S3_CK, USART3_TX, UART4_TX, OCTOSPIM_P1_IO1, LCD_B1, SWPMI_RX, SDMMC1_D2, DCMI_D8/PSSI_D8 and LCD_R2. |
| 110 | PC11 | bidirectional | 5 V tolerant (FT_fh) I/O with FM+ option; alternate functions include DFSDM1_DATIN5, I2C5_SCL, SPI3_MISO (boot)/I2S3_SDI, USART3_RX, UART4_RX, OCTOSPIM_P1_NCS, SDMMC1_D3, DCMI_D4/PSSI_D4 and LCD_B4. |
| 111 | PC12 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include TRACED3, FMC_D6/FMC_AD6, TIM15_CH1, I2C5_SMBA, SPI6_SCK/I2S6_CK, SPI3_MOSI (boot)/I2S3_SDO, USART3_CK, UART5_TX, SDMMC1_CK, DCMI_D9/PSSI_D9 and LCD_R6. |
| 112 | PD0 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include DFSDM1_CKIN6, UART4_RX, FDCAN1_RX (boot), UART9_CTS, FMC_D2/FMC_AD2 and LCD_B1. |
| 113 | PD1 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include DFSDM1_DATIN6, UART4_TX, FDCAN1_TX (boot) and FMC_D3/FMC_AD3. |
| 114 | PD2 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include TRACED2, FMC_D7/FMC_AD7, TIM3_ETR, TIM15_BKIN, UART5_RX, LCD_B7, SDMMC1_CMD, DCMI_D11/PSSI_D11 and LCD_B2. |
| 115 | PD3 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include DFSDM1_CKOUT, SPI2_SCK/I2S2_CK, USART2_CTS/USART2_NSS, FMC_CLK, DCMI_D5/PSSI_D5 and LCD_G7. |
| 116 | PD4 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include USART2_RTS/USART2_DE, OCTOSPIM_P1_IO4, FMC_NOE and EVENTOUT. |
| 117 | PD5 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include USART2_TX, OCTOSPIM_P1_IO5, FMC_NWE and EVENTOUT. |
| 118 | VSS | power_in | Ground pin; all voltages are referenced to VSS. |
| 119 | VDD | power_in | Standard operating voltage supply, 1.62 V to 3.6 V (Table 13). |
| 120 | PD6 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include SAI4_D1, SAI1_D1, DFSDM1_CKIN4, DFSDM1_DATIN1, SPI3_MOSI/I2S3_SDO, SAI1_SD_A, USART2_RX, OCTOSPIM_P1_IO6, SDMMC2_CK, FMC_NWAIT, DCMI_D10/PSSI_D10 and LCD_B2. |
| 121 | PD7 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include DFSDM1_DATIN4, SPI1_MOSI/I2S1_SDO, DFSDM1_CKIN1, USART2_CK, SPDIFRX1_IN1, OCTOSPIM_P1_IO7, SDMMC2_CMD and FMC_NE1. |
| 122 | PG9 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include FDCAN3_TX, SPI1_MISO/I2S1_SDI, USART6_RX, SPDIFRX1_IN4, OCTOSPIM_P1_IO6, SAI4_FS_B, SDMMC2_D0, FMC_NE2/FMC_NCE and DCMI_VSYNC/PSSI_RDY. |
| 123 | PG10 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include FDCAN3_RX, OCTOSPIM_P2_IO6, SPI1_NSS/I2S1_WS, LCD_G3, SAI4_SD_B, SDMMC2_D1, FMC_NE3, DCMI_D2/PSSI_D2 and LCD_B2. |
| 124 | PG11 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include LPTIM1_IN2, USART10_RX, SPI1_SCK/I2S1_CK, SPDIFRX1_IN1, OCTOSPIM_P2_IO7, SDMMC2_D2, ETH_MII_TX_EN/ETH_RMII_TX_EN, DCMI_D3/PSSI_D3 and LCD_B3. |
| 125 | PG12 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include LPTIM1_IN1, OCTOSPIM_P2_NCS, USART10_TX, SPI6_MISO/I2S6_SDI, USART6_RTS/USART6_DE, SPDIFRX1_IN2, LCD_B4, SDMMC2_D3, ETH_MII_TXD1/ETH_RMII_TXD1, FMC_NE4, TIM23_CH1 and LCD_B1. |
| 126 | PG13 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include TRACED0, LPTIM1_OUT, USART10_CTS/USART10_NSS, SPI6_SCK/I2S6_CK, USART6_CTS/USART6_NSS, SDMMC2_D6, ETH_MII_TXD0/ETH_RMII_TXD0, FMC_A24, TIM23_CH2 and LCD_R0. |
| 127 | PG14 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include TRACED1, LPTIM1_ETR, USART10_RTS/USART10_DE, SPI6_MOSI/I2S6_SDO, USART6_TX, OCTOSPIM_P1_IO7, SDMMC2_D7, ETH_MII_TXD1/ETH_RMII_TXD1, FMC_A25, TIM23_CH3 and LCD_B0. |
| 128 | VSS | power_in | Ground pin; all voltages are referenced to VSS. |
| 129 | VDD | power_in | Standard operating voltage supply, 1.62 V to 3.6 V (Table 13). |
| 130 | PB3(JTDO/TRACESWO) | bidirectional | 5 V tolerant (FT_h) I/O whose default function is JTDO/TRACESWO; alternate functions include TIM2_CH2, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, SPI6_SCK/I2S6_CK, SDMMC2_D2, CRS_SYNC, UART7_RX and TIM24_ETR. |
| 131 | PB4(NJTRST) | bidirectional | 5 V tolerant (FT_h) I/O whose default function is NJTRST; alternate functions include TIM16_BKIN, TIM3_CH1, SPI1_MISO/I2S1_SDI, SPI3_MISO/I2S3_SDI, SPI2_NSS/I2S2_WS, SPI6_MISO/I2S6_SDI, SDMMC2_D3 and UART7_TX. |
| 132 | PB5 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include TIM17_BKIN, TIM3_CH2, LCD_B5, I2C1_SMBA, SPI1_MOSI/I2S1_SDO, I2C4_SMBA, SPI3_MOSI/I2S3_SDO, SPI6_MOSI/I2S6_SDO, FDCAN2_RX, OTG_HS_ULPI_D7, ETH_PPS_OUT, FMC_SDCKE1, DCMI_D10/PSSI_D10 and UART5_RX. |
| 133 | PB6 | bidirectional | 5 V tolerant (FT_fh) I/O with FM+ option; alternate functions include TIM16_CH1N, TIM4_CH1, I2C1_SCL (boot), CEC, I2C4_SCL, USART1_TX, LPUART1_TX, FDCAN2_TX, OCTOSPIM_P1_NCS, DFSDM1_DATIN5, FMC_SDNE1, DCMI_D5/PSSI_D5 and UART5_TX. |
| 134 | PB7 | bidirectional | 5 V tolerant (FT_fa) I/O with FM+ option and analog option supplied by VDDA; alternate functions include TIM17_CH1N, TIM4_CH2, I2C1_SDA, I2C4_SDA, USART1_RX, LPUART1_RX, DFSDM1_CKIN5, FMC_NL and DCMI_VSYNC/PSSI_RDY; additional function PVD_IN. |
| 135 | BOOT0 | input | Dedicated BOOT0 pin with an allowed input voltage range of 0 to 9 V; additional function VPP. |
| 136 | PB8 | bidirectional | 5 V tolerant (FT_fh) I/O with FM+ option; alternate functions include TIM16_CH1, TIM4_CH3, DFSDM1_CKIN7, I2C1_SCL, I2C4_SCL, SDMMC1_CKIN, UART4_RX, FDCAN1_RX, SDMMC2_D4, ETH_MII_TXD3, SDMMC1_D4, DCMI_D6/PSSI_D6 and LCD_B6. |
| 137 | PB9 | bidirectional | 5 V tolerant (FT_fh) I/O with FM+ option; alternate functions include TIM17_CH1, TIM4_CH4, DFSDM1_DATIN7, I2C1_SDA (boot), SPI2_NSS/I2S2_WS, I2C4_SDA, SDMMC1_CDIR, UART4_TX, FDCAN1_TX, SDMMC2_D5, SDMMC1_D5, DCMI_D7/PSSI_D7 and LCD_B7. |
| 138 | PE0 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include LPTIM1_ETR, TIM4_ETR, LPTIM2_ETR, UART8_RX, SAI4_MCLK_A, FMC_NBL0, DCMI_D2/PSSI_D2 and LCD_R0. |
| 139 | PE1 | bidirectional | 5 V tolerant (FT_h) I/O; alternate functions include LPTIM1_IN2, UART8_TX, FMC_NBL1, DCMI_D3/PSSI_D3 and LCD_R6. |
| 140 | VCAP | power_out | Connection for the external capacitor of the internal core-supply regulator; see Section 6.3.2 (VCAP external capacitor). |
| 141 | VSS | power_in | Ground pin; all voltages are referenced to VSS. |
| 142 | PDR_ON | input | Pin through which the power-down reset (PDR) can be switched OFF; the PDR_ON pin is not available in all packages. |
| 143 | VDDLDO | power_in | Supply for the internal LDO regulator, 1.62 V to 3.6 V and not higher than VDD (Table 13). |
| 144 | VDD | power_in | Standard operating voltage supply, 1.62 V to 3.6 V (Table 13). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | LQFP-144(20x20) |
| Category | Embedded Processors & Controllers |
| Pins | 144 |
CAD (KiCad official)
- Symbol:
STM32H735ZGT6 - Footprint:
Package_QFP:LQFP-144_20x20mm_P0.5mm - 3D model: LQFP-144(20x20) (KiCad packages3D, STEP)
- 3D model files:
stm32h735zgt6-etched.step/stm32h735zgt6-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);stm32h735zgt6.step/stm32h735zgt6.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (273 pp, sha256
51f26721416c64ae, retrieved 2026-10-11, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).