main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 3h ago
viewers stm32g441kbt6: viewers · Ray 3h ago
package.json Publish 0.1.0 · Ray 3h ago
page.json Set visibility: public · Ray 3h ago
README.md Initial commit: component/stm32g441kbt6 · Ray 3h ago
stm32g441kbt6-etched.glb stm32g441kbt6: factory component page (tier=lcsc) · Ray 3h ago
stm32g441kbt6-etched.step stm32g441kbt6: factory component page (tier=lcsc) · Ray 3h ago
stm32g441kbt6-hero.glb Publish 0.1.0 · Ray 3h ago
stm32g441kbt6-hero.overlay.json Publish 0.1.0 · Ray 3h ago
stm32g441kbt6.glb Publish 0.1.0 · Ray 3h ago
stm32g441kbt6.kicad_mod Publish 0.1.0 · Ray 3h ago
stm32g441kbt6.kicad_sym Publish 0.1.0 · Ray 3h ago
stm32g441kbt6.lbr Publish 0.1.0 · Ray 3h ago
stm32g441kbt6.step Publish 0.1.0 · Ray 3h ago

STM32G441KBT6

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-32(7x7)

STM32G441KBT6 from STMicroelectronics, in a LQFP-32(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Digital supply pin; standard operating range 1.71 V to 3.6 V.
2 PF0-OSC_IN input FT_f input-only pin with I2C2_SDA, SPI2_NSS/I2S2_WS, TIM1_CH3N alternate functions; additional functions ADC1_IN10 and OSC_IN (HSE oscillator input).
3 PF1-OSC_OUT output FT output pin with SPI2_SCK/I2S2_CK alternate function; additional functions ADC2_IN10, COMP3_INM and OSC_OUT (HSE oscillator output).
4 PG10-NRST bidirectional Bidirectional reset pin with embedded weak pull-up; also MCO alternate function.
5 PA0 bidirectional TT I/O with TIM2_CH1, USART2_CTS, COMP1_OUT, TIM8_BKIN/ETR alternate functions; ADC12_IN1, COMP1_INM, COMP3_INP, RTC_TAMP2, WKUP1 additional functions.
6 PA1 bidirectional TT I/O with RTC_REFIN, TIM2_CH2, USART2_RTS_DE, TIM15_CH1N alternate functions; ADC12_IN2, COMP1_INP, OPAMP1_VINP, OPAMP3_VINP additional functions.
7 PA2 bidirectional TT I/O with TIM2_CH3, USART2_TX, COMP2_OUT, TIM15_CH1, LPUART1_TX, UCPD1_FRSTX alternate functions; ADC1_IN3, COMP2_INM, OPAMP1_VOUT, WKUP4/LSCO additional functions.
8 PA3 bidirectional TT I/O with TIM2_CH4, SAI1_CK1, USART2_RX, TIM15_CH2, LPUART1_RX, SAI1_MCLK_A alternate functions; ADC1_IN4, COMP2_INP, OPAMP1_VINM/VINP additional functions.
9 PA4 bidirectional TT I/O with TIM3_CH2, SPI1_NSS, SPI3_NSS/I2S3_WS, USART2_CK, SAI1_FS_B alternate functions; ADC2_IN17, DAC1_OUT1, COMP1_INM additional functions.
10 PA5 bidirectional TT I/O with TIM2_CH1, TIM2_ETR, SPI1_SCK, UCPD1_FRSTX alternate functions; ADC2_IN13, DAC1_OUT2, COMP2_INM, OPAMP2_VINM additional functions.
11 PA6 bidirectional TT I/O with TIM16_CH1, TIM3_CH1, TIM8_BKIN, SPI1_MISO, TIM1_BKIN, COMP1_OUT, LPUART1_CTS alternate functions; ADC2_IN3, OPAMP2_VOUT additional functions.
12 PA7 bidirectional TT I/O with TIM17_CH1, TIM3_CH2, TIM8_CH1N, SPI1_MOSI, TIM1_CH1N, COMP2_OUT, UCPD1_FRSTX alternate functions; ADC2_IN4, COMP2_INP, OPAMP1_VINP, OPAMP2_VINP additional functions.
13 PB0 bidirectional TT I/O with TIM3_CH3, TIM8_CH2N, TIM1_CH2N, UCPD1_FRSTX alternate functions; ADC1_IN15, COMP4_INP, OPAMP2_VINP, OPAMP3_VINP additional functions.
14 VSSA power_in Analog ground supply pin.
15 VDDA/VREF+ power_in Analog supply pin connected internally to VREF+ on this package; VREFBUF_OUT additional function; VDDA range 1.62 V to 3.6 V with ADC or COMP used, 2.4 V min with VREFBUF used.
16 VSS power_in Digital ground supply pin.
17 VDD power_in Digital supply pin; standard operating range 1.71 V to 3.6 V.
18 PA8 bidirectional I/O with MCO, I2C3_SCL, I2C2_SDA, I2S2_MCK, TIM1_CH1, USART1_CK, TIM4_ETR, SAI1_CK2, SAI1_SCK_A alternate functions.
19 PA9 bidirectional FT_f I/O with I2C3_SMBA, I2C2_SCL, I2S3_MCK, TIM1_CH2, USART1_TX, TIM15_BKIN, TIM2_CH3, SAI1_FS_A alternate functions; UCPD1_DBCC1 additional function.
20 PA10 bidirectional FT_da I/O with TIM17_BKIN, USB_CRS_SYNC, I2C2_SMBA, SPI2_MISO, TIM1_CH3, USART1_RX, TIM2_CH4, TIM8_BKIN, SAI1_D1, SAI1_SD_A alternate functions; UCPD1_DBCC2 additional function.
21 PA11 bidirectional FT I/O with SPI2_MOSI/I2S2_SD, TIM1_CH1N, USART1_CTS, COMP1_OUT, FDCAN1_RX, TIM4_CH1, TIM1_CH4, TIM1_BKIN2 alternate functions; USB_DM additional function.
22 PA12 bidirectional FT I/O with TIM16_CH1, I2SCKIN, TIM1_CH2N, USART1_RTS_DE, COMP2_OUT, FDCAN1_TX, TIM4_CH2, TIM1_ETR alternate functions; USB_DP additional function.
23 PA13 bidirectional FT_f I/O, SWDIO-JTMS after reset (internal pull-up active), with TIM16_CH1N, I2C1_SCL, IR_OUT, USART3_CTS, TIM4_CH3, SAI1_SD_B alternate functions.
24 PA14 bidirectional FT_f I/O, SWCLK-JTCK after reset (internal pull-down active), with LPTIM1_OUT, I2C1_SDA, TIM8_CH2, TIM1_BKIN, USART2_TX, SAI1_FS_B alternate functions.
25 PA15 bidirectional FT_f I/O, JTDI after reset (internal pull-up active), with TIM2_CH1, TIM8_CH1, I2C1_SCL, SPI1_NSS, SPI3_NSS/I2S3_WS, USART2_RX, UART4_RTS_DE, TIM1_BKIN, TIM2_ETR alternate functions.
26 PB3 bidirectional FT I/O, JTDO-TRACESWO after reset, with TIM2_CH2, TIM4_ETR, USB_CRS_SYNC, TIM8_CH1N, SPI1_SCK, SPI3_SCK/I2S3_CK, USART2_TX, TIM3_ETR, SAI1_SCK_B alternate functions.
27 PB4 bidirectional FT I/O, JTRST after reset (internal pull-up active), with TIM16_CH1, TIM3_CH1, TIM8_CH2N, SPI1_MISO, SPI3_MISO, USART2_RX, TIM17_BKIN, SAI1_MCLK_B alternate functions; UCPD1_CC2 additional function.
28 PB5 bidirectional FT_f I/O with TIM16_BKIN, TIM3_CH2, TIM8_CH3N, I2C1_SMBA, SPI1_MOSI, SPI3_MOSI/I2S3_SD, USART2_CK, I2C3_SDA, TIM17_CH1, LPTIM1_IN1, SAI1_SD_B alternate functions.
29 PB6 bidirectional FT I/O with TIM16_CH1N, TIM4_CH1, TIM8_CH1, TIM8_ETR, USART1_TX, COMP4_OUT, TIM8_BKIN2, LPTIM1_ETR, SAI1_FS_B alternate functions; UCPD1_CC1 additional function.
30 PB7 bidirectional FT_f I/O with TIM17_CH1N, TIM4_CH2, I2C1_SDA, TIM8_BKIN, USART1_RX, COMP3_OUT, TIM3_CH4, LPTIM1_IN2, UART4_CTS alternate functions; PVD_IN additional function.
31 PB8-BOOT0 bidirectional FT_f I/O that doubles as the dedicated BOOT0 pin, with TIM16_CH1, TIM4_CH3, SAI1_CK1, I2C1_SCL, USART3_RX, COMP1_OUT, FDCAN1_RX, TIM8_CH2, TIM1_BKIN, SAI1_MCLK_A alternate functions; set to a mode other than analog after startup to limit consumption if left unconnected.
32 VSS power_in Digital ground supply pin.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-32(7x7)
Category Embedded Processors & Controllers
Pins 32

CAD (KiCad official)

  • Symbol: STM32G441KBT6
  • Footprint: Package_QFP:LQFP-32_7x7mm_P0.8mm
  • 3D model: LQFP-32(7x7) (KiCad packages3D, STEP)
  • 3D model files: stm32g441kbt6-etched.step / stm32g441kbt6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32g441kbt6.step / stm32g441kbt6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (197 pp, sha256 c557688669ff903c, retrieved 2026-10-07, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF