Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

STM32G431K8T6

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-32(7x7)

STM32G431K8T6 from STMicroelectronics, in a LQFP-32(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Digital supply voltage input; standard operating voltage range 1.71 V to 3.6 V, must be decoupled with filtering ceramic capacitors close to the pin.
2 PF0-OSC_IN input 5V-tolerant analog-switch oscillator input (OSC_IN, FT_fa); alternate functions I2C2_SDA, SPI2_NSS/I2S2_WS, TIM1_CH3N; additional function ADC1_IN10.
3 PF1-OSC_OUT output 3.6V-tolerant analog-switch oscillator output (OSC_OUT, FT_a); alternate function SPI2_SCK/I2S2_CK; additional functions ADC2_IN10, COMP3_INM.
4 PG10-NRST bidirectional Bidirectional reset pin (FT) with embedded weak pull-up resistor; alternate function MCO.
5 PA0 bidirectional TT_a GPIO; alternate functions TIM2_CH1, USART2_CTS, COMP1_OUT, TIM8_BKIN, TIM8_ETR, TIM2_ETR; additional functions ADC12_IN1, COMP1_INM, COMP3_INP, RTC_TAMP2, WKUP1.
6 PA1 bidirectional TT_a GPIO; alternate functions RTC_REFIN, TIM2_CH2, USART2_RTS_DE, TIM15_CH1N; additional functions ADC12_IN2, COMP1_INP, OPAMP1_VINP, OPAMP3_VINP.
7 PA2 bidirectional TT_a GPIO; alternate functions TIM2_CH3, USART2_TX, COMP2_OUT, TIM15_CH1, LPUART1_TX, UCPD1_FRSTX; additional functions ADC1_IN3, COMP2_INM, OPAMP1_VOUT, WKUP4/LSCO.
8 PA3 bidirectional TT_a GPIO; alternate functions TIM2_CH4, SAI1_CK1, USART2_RX, TIM15_CH2, LPUART1_RX, SAI1_MCLK_A; additional functions ADC1_IN4, COMP2_INP, OPAMP1_VINM/OPAMP1_VINP.
9 PA4 bidirectional TT_a GPIO; alternate functions TIM3_CH2, SPI1_NSS, SPI3_NSS/I2S3_WS, USART2_CK, SAI1_FS_B; additional functions ADC2_IN17, DAC1_OUT1, COMP1_INM.
10 PA5 bidirectional TT_a GPIO; alternate functions TIM2_CH1, TIM2_ETR, SPI1_SCK, UCPD1_FRSTX; additional functions ADC2_IN13, DAC1_OUT2, COMP2_INM, OPAMP2_VINM.
11 PA6 bidirectional TT_a GPIO; alternate functions TIM16_CH1, TIM3_CH1, TIM8_BKIN, SPI1_MISO, TIM1_BKIN, COMP1_OUT, LPUART1_CTS; additional functions ADC2_IN3, OPAMP2_VOUT.
12 PA7 bidirectional TT_a GPIO; alternate functions TIM17_CH1, TIM3_CH2, TIM8_CH1N, SPI1_MOSI, TIM1_CH1N, COMP2_OUT, UCPD1_FRSTX; additional functions ADC2_IN4, COMP2_INP, OPAMP1_VINP, OPAMP2_VINP.
13 PB0 bidirectional TT_a GPIO; alternate functions TIM3_CH3, TIM8_CH2N, TIM1_CH2N, UCPD1_FRSTX; additional functions ADC1_IN15, COMP4_INP, OPAMP2_VINP, OPAMP3_VINP.
14 VSSA power_in Analog ground supply pin, reference ground for ADC/DAC/comparators/OPAMPs.
15 VDDA/VREF+ power_in Analog supply voltage and ADC/DAC reference pin, internally merged (VREF+ tied to VDDA) on this package; supply range depends on analog peripheral used (e.g. 1.62 V to 3.6 V for ADC/COMP, 2.4 V for VREFBUF).
16 VSS power_in Digital ground supply pin.
17 VDD power_in Digital supply voltage input; standard operating voltage range 1.71 V to 3.6 V.
18 PA8 bidirectional FT_f GPIO; alternate functions MCO, I2C3_SCL, I2C2_SDA, I2S2_MCK, TIM1_CH1, USART1_CK, TIM4_ETR, SAI1_CK2, SAI1_SCK_A.
19 PA9 bidirectional FT_fd GPIO; alternate functions I2C3_SMBA, I2C2_SCL, I2S3_MCK, TIM1_CH2, USART1_TX, TIM15_BKIN, TIM2_CH3, SAI1_FS_A; additional function UCPD1_DBCC1.
20 PA10 bidirectional FT_da GPIO; alternate functions TIM17_BKIN, USB_CRS_SYNC, I2C2_SMBA, SPI2_MISO, TIM1_CH3, USART1_RX, TIM2_CH4, TIM8_BKIN, SAI1_D1, SAI1_SD_A; additional function UCPD1_DBCC2.
21 PA11 bidirectional FT_u GPIO; alternate functions SPI2_MOSI/I2S2_SD, TIM1_CH1N, USART1_CTS, COMP1_OUT, FDCAN1_RX, TIM4_CH1, TIM1_CH4, TIM1_BKIN2; additional function USB_DM.
22 PA12 bidirectional FT_u GPIO; alternate functions TIM16_CH1, I2SCKIN, TIM1_CH2N, USART1_RTS_DE, COMP2_OUT, FDCAN1_TX, TIM4_CH2, TIM1_ETR; additional function USB_DP.
23 PA13 bidirectional FT_f GPIO, default SWDIO-JTMS debug alternate function after reset with internal pull-up activated; alternate functions TIM16_CH1N, I2C1_SCL, IR_OUT, USART3_CTS, TIM4_CH3, SAI1_SD_B.
24 PA14 bidirectional FT_f GPIO, default SWCLK-JTCK debug alternate function after reset with internal pull-down activated; alternate functions LPTIM1_OUT, I2C1_SDA, TIM8_CH2, TIM1_BKIN, USART2_TX, SAI1_FS_B.
25 PA15 bidirectional FT_f GPIO, default JTDI debug alternate function after reset with internal pull-up activated; alternate functions TIM2_CH1, TIM8_CH1, I2C1_SCL, SPI1_NSS, SPI3_NSS/I2S3_WS, USART2_RX, UART4_RTS_DE, TIM1_BKIN, TIM2_ETR.
26 PB3 bidirectional FT GPIO, default JTDO-TRACESWO debug alternate function after reset; alternate functions TIM2_CH2, TIM4_ETR, USB_CRS_SYNC, TIM8_CH1N, SPI1_SCK, SPI3_SCK/I2S3_CK, USART2_TX, TIM3_ETR, SAI1_SCK_B.
27 PB4 bidirectional FT_c GPIO, default JTRST debug alternate function after reset; alternate functions TIM16_CH1, TIM3_CH1, TIM8_CH2N, SPI1_MISO, SPI3_MISO, USART2_RX, TIM17_BKIN, SAI1_MCLK_B; additional function UCPD1_CC2.
28 PB5 bidirectional FT_f GPIO; alternate functions TIM16_BKIN, TIM3_CH2, TIM8_CH3N, I2C1_SMBA, SPI1_MOSI, SPI3_MOSI/I2S3_SD, USART2_CK, I2C3_SDA, TIM17_CH1, LPTIM1_IN1, SAI1_SD_B.
29 PB6 bidirectional FT_c GPIO; alternate functions TIM16_CH1N, TIM4_CH1, TIM8_CH1, TIM8_ETR, USART1_TX, COMP4_OUT, TIM8_BKIN2, LPTIM1_ETR, SAI1_FS_B; additional function UCPD1_CC1.
30 PB7 bidirectional FT_f GPIO; alternate functions TIM17_CH1N, TIM4_CH2, I2C1_SDA, TIM8_BKIN, USART1_RX, COMP3_OUT, TIM3_CH4, LPTIM1_IN2, UART4_CTS; additional function PVD_IN.
31 PB8-BOOT0 bidirectional FT_f GPIO with dedicated BOOT0 function sampled at reset to select the boot memory; alternate functions TIM16_CH1, TIM4_CH3, SAI1_CK1, I2C1_SCL, USART3_RX, COMP1_OUT, FDCAN1_RX, TIM8_CH2, TIM1_BKIN, SAI1_MCLK_A; recommended to configure in non-analog mode after startup if left unconnected to limit consumption.
32 VSS power_in Digital ground supply pin.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-32(7x7)
Category Embedded Processors & Controllers
Pins 32

CAD (KiCad official)

  • Symbol: STM32G431K8T6
  • Footprint: Package_QFP:LQFP-32_7x7mm_P0.8mm
  • 3D model: LQFP-32(7x7) (KiCad packages3D, STEP)
  • 3D model files: stm32g431k8t6-etched.step / stm32g431k8t6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32g431k8t6.step / stm32g431k8t6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (200 pp, sha256 5994e7e78a451db7, retrieved 2026-09-24, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF