Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

STM32G071RBT3

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-64(10x10)

STM32G071RBT3 from STMicroelectronics, in a LQFP-64(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PC11 bidirectional 5 V-tolerant (FT) I/O; alternate functions USART3_RX, USART4_RX, TIM1_CH4.
2 PC12 bidirectional 5 V-tolerant (FT) I/O; alternate functions LPTIM1_IN1, UCPD1_FRSTX, TIM14_CH1.
3 PC13 bidirectional 5 V-tolerant (FT) I/O supplied through the power switch, which sinks only 3 mA, so output use is limited to 2 MHz with 30 pF maximum load and it must not drive LEDs or act as a current source; additional functions TAMP_IN1, RTC_TS, RTC_OUT1, WKUP2, alternate TIM1_BKIN.
4 PC14-OSC32_IN bidirectional 5 V-tolerant (FT) I/O on the power-switch domain (same 3 mA sink and 2 MHz / 30 pF output limits as PC13); additional function OSC32_IN (32.768 kHz LSE oscillator input), alternate TIM1_BKIN2.
5 PC15-OSC32_OUT bidirectional 5 V-tolerant (FT) I/O on the power-switch domain (same 3 mA sink and 2 MHz / 30 pF output limits as PC13); additional function OSC32_OUT (LSE oscillator output), alternates OSC32_EN, OSC_EN, TIM15_BKIN.
6 VBAT power_in Backup supply 1.55 V to 3.6 V for the RTC, TAMP, LSE and backup registers when VDD is not present.
7 VREF+ power_in Analog reference input for ADC/DAC/COMP: must equal VDDA when VDDA < 2 V and lie between 2 V and VDDA when VDDA >= 2 V; also VREF_OUT when the internal voltage reference buffer is enabled.
8 VDD/VDDA power_in Main supply 1.7 V to 3.6 V (VDD, also VDDIO1 for the I/Os) and analog supply VDDA, which is 1.62 V minimum for ADC/COMP, 1.8 V for DAC and 2.4 V for VREFBUF.
9 VSS/VSSA power_in Ground reference for the digital and analog circuits (all voltages are referenced to VSS).
10 PF0-OSC_IN bidirectional 5 V-tolerant (FT) I/O; additional function OSC_IN for the 4 to 48 MHz crystal oscillator, alternate TIM14_CH1.
11 PF1-OSC_OUT bidirectional 5 V-tolerant (FT) I/O; additional function OSC_OUT for the 4 to 48 MHz crystal oscillator, alternates OSC_EN and TIM15_CH1N.
12 PF2-NRST bidirectional Bidirectional reset pin with embedded weak pull-up resistor (FT I/O); alternate function MCO.
13 PC0 bidirectional 5 V-tolerant (FT) I/O; alternate functions LPTIM1_IN1, LPUART1_RX, LPTIM2_IN1.
14 PC1 bidirectional 5 V-tolerant (FT) I/O; alternate functions LPTIM1_OUT, LPUART1_TX, TIM15_CH1.
15 PC2 bidirectional 5 V-tolerant (FT) I/O; alternate functions LPTIM1_IN2, SPI2_MISO, TIM15_CH2.
16 PC3 bidirectional 5 V-tolerant (FT) I/O; alternate functions LPTIM1_ETR, SPI2_MOSI, LPTIM2_ETR.
17 PA0 bidirectional 5 V-tolerant (FT_a) I/O with analog switch function; additional functions ADC_IN0, COMP1_INM, TAMP_IN2, WKUP1; alternates SPI2_SCK, USART2_CTS, TIM2_CH1_ETR, USART4_TX, LPTIM1_OUT, UCPD2_FRSTX, COMP1_OUT.
18 PA1 bidirectional 5 V-tolerant (FT_a) I/O with analog switch function; additional functions ADC_IN1, COMP1_INP; alternates SPI1_SCK/I2S1_CK, USART2_RTS_DE_CK, TIM2_CH2, USART4_RX, TIM15_CH1N, I2C1_SMBA, EVENTOUT.
19 PA2 bidirectional 5 V-tolerant (FT_a) I/O with analog switch function; additional functions ADC_IN2, COMP2_INM, WKUP4, LSCO; alternates SPI1_MOSI/I2S1_SD, USART2_TX, TIM2_CH3, UCPD1_FRSTX, TIM15_CH1, LPUART1_TX, COMP2_OUT.
20 PA3 bidirectional 5 V-tolerant (FT_a) I/O with analog switch function; additional functions ADC_IN3, COMP2_INP; alternates SPI2_MISO, USART2_RX, TIM2_CH4, UCPD2_FRSTX, TIM15_CH2, LPUART1_RX, EVENTOUT.
21 PA4 bidirectional 3.6 V-tolerant (TT_a) I/O with analog switch function; additional functions ADC_IN4, DAC_OUT1, RTC_OUT2; alternates SPI1_NSS/I2S1_WS, SPI2_MOSI, TIM14_CH1, LPTIM2_OUT, UCPD2_FRSTX, EVENTOUT.
22 PA5 bidirectional 3.6 V-tolerant (TT_a) I/O with analog switch function; additional functions ADC_IN5, DAC_OUT2; alternates SPI1_SCK/I2S1_CK, CEC, TIM2_CH1_ETR, USART3_TX, LPTIM2_ETR, UCPD1_FRSTX, EVENTOUT.
23 PA6 bidirectional 5 V-tolerant (FT_a) I/O with analog switch function; additional function ADC_IN6; alternates SPI1_MISO/I2S1_MCK, TIM3_CH1, TIM1_BKIN, USART3_CTS, TIM16_CH1, LPUART1_CTS, COMP1_OUT.
24 PA7 bidirectional 5 V-tolerant (FT_a) I/O with analog switch function; additional function ADC_IN7; alternates SPI1_MOSI/I2S1_SD, TIM3_CH2, TIM1_CH1N, TIM14_CH1, TIM17_CH1, UCPD1_FRSTX, COMP2_OUT.
25 PC4 bidirectional 5 V-tolerant (FT_a) I/O with analog switch function; additional functions COMP1_INM, ADC_IN17; alternates USART3_TX, USART1_TX, TIM2_CH1_ETR.
26 PC5 bidirectional 5 V-tolerant (FT_a) I/O with analog switch function; additional functions COMP1_INP, ADC_IN18, WKUP5; alternates USART3_RX, USART1_RX, TIM2_CH2.
27 PB0 bidirectional 5 V-tolerant (FT_a) I/O with analog switch function; additional function ADC_IN8; alternates SPI1_NSS/I2S1_WS, TIM3_CH3, TIM1_CH2N, USART3_RX, LPTIM1_OUT, UCPD1_FRSTX, COMP1_OUT.
28 PB1 bidirectional 5 V-tolerant (FT_a) I/O with analog switch function; additional functions COMP1_INM, ADC_IN9; alternates TIM14_CH1, TIM3_CH4, TIM1_CH3N, USART3_RTS_DE_CK, LPTIM2_IN1, LPUART1_RTS_DE, EVENTOUT.
29 PB2 bidirectional 5 V-tolerant (FT_a) I/O with analog switch function; additional functions COMP1_INP, ADC_IN10; alternates SPI2_MISO, USART3_TX, LPTIM1_OUT, EVENTOUT.
30 PB10 bidirectional 5 V-tolerant (FT_fa) I/O, Fm+ capable (1 MHz I2C) with analog switch function; additional function ADC_IN11; alternates CEC, LPUART1_RX, TIM2_CH3, USART3_TX, SPI2_SCK, I2C2_SCL, COMP1_OUT.
31 PB11 bidirectional 5 V-tolerant (FT_fa) I/O, Fm+ capable with analog switch function; additional function ADC_IN15; alternates SPI2_MOSI, LPUART1_TX, TIM2_CH4, USART3_RX, I2C2_SDA, COMP2_OUT.
32 PB12 bidirectional 5 V-tolerant (FT_a) I/O with analog switch function; additional function ADC_IN16; alternates SPI2_NSS, LPUART1_RTS_DE, TIM1_BKIN, TIM15_BKIN, UCPD2_FRSTX, EVENTOUT.
33 PB13 bidirectional 5 V-tolerant (FT_f) I/O, Fm+ capable; alternates SPI2_SCK, LPUART1_CTS, TIM1_CH1N, USART3_CTS, TIM15_CH1N, I2C2_SCL, EVENTOUT.
34 PB14 bidirectional 5 V-tolerant (FT_f) I/O, Fm+ capable; alternates SPI2_MISO, UCPD1_FRSTX, TIM1_CH2N, USART3_RTS_DE_CK, TIM15_CH1, I2C2_SDA, EVENTOUT.
35 PB15 bidirectional 5 V-tolerant (FT_c) I/O, USB Type-C PD capable; may have an internal pull-down active at reset depending on PB0 level (disable via UCPDx_STROBE in SYSCFG_CFGR1); additional functions UCPD1_CC2, RTC_REFIN; alternates SPI2_MOSI, TIM1_CH3N, TIM15_CH1N, TIM15_CH2, EVENTOUT.
36 PA8 bidirectional 5 V-tolerant (FT_c) I/O, USB Type-C PD capable; may have an internal pull-down active at reset (disable via UCPDx_STROBE in SYSCFG_CFGR1); additional function UCPD1_CC1; alternates MCO, SPI2_NSS, TIM1_CH1, LPTIM2_OUT, EVENTOUT.
37 PA9 bidirectional 5 V-tolerant (FT_fd) I/O, Fm+ capable with USB Type-C dead-battery function; may have an internal pull-down active at reset (disable via UCPDx_STROBE in SYSCFG_CFGR1); additional function UCPD1_DBCC1; alternates MCO, USART1_TX, TIM1_CH2, SPI2_MISO, TIM15_BKIN, I2C1_SCL, EVENTOUT.
38 PC6 bidirectional 5 V-tolerant (FT) I/O; additional function UCPD1_FRSTX alternate; alternates UCPD1_FRSTX, TIM3_CH1, TIM2_CH3.
39 PC7 bidirectional 5 V-tolerant (FT) I/O; alternates UCPD2_FRSTX, TIM3_CH2, TIM2_CH4.
40 PD8 bidirectional 5 V-tolerant (FT) I/O; alternates USART3_TX, SPI1_SCK/I2S1_CK, LPTIM1_OUT.
41 PD9 bidirectional 5 V-tolerant (FT) I/O; alternates USART3_RX, SPI1_NSS/I2S1_WS, TIM1_BKIN2.
42 PA10 bidirectional 5 V-tolerant (FT_fd) I/O, Fm+ capable with USB Type-C dead-battery function; may have an internal pull-down active at reset (disable via UCPDx_STROBE in SYSCFG_CFGR1); additional function UCPD1_DBCC2; alternates SPI2_MOSI, USART1_RX, TIM1_CH3, TIM17_BKIN, I2C1_SDA, EVENTOUT.
43 PA11 [PA9] bidirectional 5 V-tolerant (FT_f) I/O, Fm+ capable; default pin for PA11, remappable with PA9 via SYSCFG_CFGR1; alternates SPI1_MISO/I2S1_MCK, USART1_CTS, TIM1_CH4, TIM1_BKIN2, I2C2_SCL, COMP1_OUT.
44 PA12 [PA10] bidirectional 5 V-tolerant (FT_f) I/O, Fm+ capable; default pin for PA12, remappable with PA10 via SYSCFG_CFGR1; alternates SPI1_MOSI/I2S1_SD, USART1_RTS_DE_CK, TIM1_ETR, I2S_CKIN, I2C2_SDA, COMP2_OUT.
45 PA13 bidirectional 5 V-tolerant (FT) I/O; reset function is SWDIO (internal pull-up active at reset); alternates IR_OUT, EVENTOUT.
46 PA14-BOOT0 bidirectional 5 V-tolerant (FT) I/O; reset function is SWCLK (internal pull-down active at reset); additional function BOOT0 (boot pin), alternates USART2_TX, EVENTOUT.
47 PA15 bidirectional 5 V-tolerant (FT) I/O; alternates SPI1_NSS/I2S1_WS, USART2_RX, TIM2_CH1_ETR, USART4_RTS_DE_CK, USART3_RTS_DE_CK, EVENTOUT.
48 PC8 bidirectional 5 V-tolerant (FT) I/O; alternates UCPD2_FRSTX, TIM3_CH3, TIM1_CH1.
49 PC9 bidirectional 5 V-tolerant (FT) I/O; alternates I2S_CKIN, TIM3_CH4, TIM1_CH2.
50 PD0 bidirectional 5 V-tolerant (FT_c) I/O, USB Type-C PD capable; may have an internal pull-down active at reset (disable via UCPDx_STROBE in SYSCFG_CFGR1); additional function UCPD2_CC1; alternates EVENTOUT, SPI2_NSS, TIM16_CH1.
51 PD1 bidirectional 5 V-tolerant (FT_d) I/O with USB Type-C dead-battery function; may have an internal pull-down active at reset (disable via UCPDx_STROBE in SYSCFG_CFGR1); additional function UCPD2_DBCC1; alternates EVENTOUT, SPI2_SCK, TIM17_CH1.
52 PD2 bidirectional 5 V-tolerant (FT_c) I/O, USB Type-C PD capable; may have an internal pull-down active at reset (disable via UCPDx_STROBE in SYSCFG_CFGR1); additional function UCPD2_CC2; alternates USART3_RTS_DE_CK, TIM3_ETR, TIM1_CH1N.
53 PD3 bidirectional 5 V-tolerant (FT_d) I/O with USB Type-C dead-battery function; may have an internal pull-down active at reset (disable via UCPDx_STROBE in SYSCFG_CFGR1); additional function UCPD2_DBCC2; alternates USART2_CTS, SPI2_MISO, TIM1_CH2N.
54 PD4 bidirectional 5 V-tolerant (FT) I/O; alternates USART2_RTS_DE_CK, SPI2_MOSI, TIM1_CH3N.
55 PD5 bidirectional 5 V-tolerant (FT) I/O; alternates USART2_TX, SPI1_MISO/I2S1_MCK, TIM1_BKIN.
56 PD6 bidirectional 5 V-tolerant (FT) I/O; alternates USART2_RX, SPI1_MOSI/I2S1_SD, LPTIM2_OUT.
57 PB3 bidirectional 5 V-tolerant (FT_a) I/O with analog switch function; additional function COMP2_INM; alternates SPI1_SCK/I2S1_CK, TIM1_CH2, TIM2_CH2, USART1_RTS_DE_CK, EVENTOUT.
58 PB4 bidirectional 5 V-tolerant (FT_a) I/O with analog switch function; additional function COMP2_INP; alternates SPI1_MISO/I2S1_MCK, TIM3_CH1, USART1_CTS, TIM17_BKIN, EVENTOUT.
59 PB5 bidirectional 5 V-tolerant (FT) I/O; additional function WKUP6 (wakeup); alternates SPI1_MOSI/I2S1_SD, TIM3_CH2, TIM16_BKIN, LPTIM1_IN1, I2C1_SMBA, COMP2_OUT.
60 PB6 bidirectional 5 V-tolerant (FT_fa) I/O, Fm+ capable with analog switch function; additional function COMP2_INP; alternates USART1_TX, TIM1_CH3, TIM16_CH1N, SPI2_MISO, LPTIM1_ETR, I2C1_SCL, EVENTOUT.
61 PB7 bidirectional 5 V-tolerant (FT_fa) I/O, Fm+ capable with analog switch function; additional functions COMP2_INM, PVD_IN; alternates USART1_RX, SPI2_MOSI, TIM17_CH1N, USART4_CTS, LPTIM1_IN2, I2C1_SDA, EVENTOUT.
62 PB8 bidirectional 5 V-tolerant (FT_f) I/O, Fm+ capable; alternates CEC, SPI2_SCK, TIM16_CH1, USART3_TX, TIM15_BKIN, I2C1_SCL, EVENTOUT.
63 PB9 bidirectional 5 V-tolerant (FT_f) I/O, Fm+ capable; alternates IR_OUT, UCPD2_FRSTX, TIM17_CH1, USART3_RX, SPI2_NSS, I2C1_SDA, EVENTOUT.
64 PC10 bidirectional 5 V-tolerant (FT) I/O; alternates USART3_TX, USART4_TX, TIM1_CH3.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-64(10x10)
Category Embedded Processors & Controllers
Pins 64

CAD (KiCad official)

  • Symbol: STM32G071RBT3
  • Footprint: Package_QFP:LQFP-64_10x10mm_P0.5mm
  • 3D model: LQFP-64(10x10) (KiCad packages3D, STEP)
  • 3D model files: stm32g071rbt3-etched.step / stm32g071rbt3-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32g071rbt3.step / stm32g071rbt3.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (133 pp, sha256 96d7e9ca1500e794, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF