Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

STM32G051C8T6

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-48(7x7)

STM32G051C8T6 from STMicroelectronics, in a LQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PC13 bidirectional 5 V-tolerant (FT) I/O supplied through the RTC power switch, which sinks only 3 mA, so output use is limited to 2 MHz at 30 pF and it must not source current such as an LED.
2 PC14-OSC32_IN bidirectional 5 V-tolerant (FT) I/O on the RTC power switch with the same 3 mA, 2 MHz / 30 pF output limits as PC13, and alternate function OSC32_IN for the 32.768 kHz LSE crystal input.
3 PC15-OSC32_OUT bidirectional 5 V-tolerant (FT) I/O on the RTC power switch with the same output limits as PC13, and OSC32_OUT as the LSE 32.768 kHz crystal output.
4 VBAT power_in Power supply for the RTC, TAMP, the 32.768 kHz oscillator and backup registers when VDD is not present, specified at 1.55 V to 3.6 V.
5 VREF+ power_in Analog peripheral reference voltage input, or the output of the internal voltage reference buffer when enabled; when VDDA < 2 V it must equal VDDA, and when VDDA ≥ 2 V it must be between 2 V and VDDA.
6 VDD/VDDA power_in Main supply for the internal regulator, I/Os and analog blocks, specified at 1.7 V to 3.6 V (VDDA minimum 1.62 V for ADC and COMP).
7 VSS/VSSA power_in Ground reference for digital and analog circuits.
8 PF0-OSC_IN bidirectional 5 V-tolerant (FT) I/O with alternate function TIM14_CH1 and OSC_IN as the HSE crystal input.
9 PF1-OSC_OUT bidirectional 5 V-tolerant (FT) I/O with OSC_OUT as the HSE crystal output and alternate functions OSC_EN and TIM15_CH1N.
10 PF2-NRST bidirectional Bidirectional reset pin with embedded weak pull-up whose default function is NRST; when used in this mode, other I/Os connected to it must be configured with care.
11 PA0 bidirectional 5 V-tolerant (FT_a) I/O with analog switch function, also ADC_IN0, COMP1_INM8 and wakeup pin WKUP1.
12 PA1 bidirectional 5 V-tolerant (FT_ea) I/O with analog switch function and switchable diode to VDD, also ADC_IN1 and COMP1_INP2.
13 PA2 bidirectional 5 V-tolerant (FT_a) I/O with analog switch function, also ADC_IN2, COMP2_INM8, wakeup pin WKUP4 and LSCO output.
14 PA3 bidirectional 5 V-tolerant (FT_ea) I/O with analog switch function and switchable diode to VDD, also ADC_IN3 and COMP2_INP2.
15 PA4 bidirectional 5 V-tolerant (FT_a) I/O with analog switch function, also ADC_IN4, DAC1_OUT1 analog output and RTC_OUT2.
16 PA5 bidirectional 5 V-tolerant (FT_ea) I/O with analog switch function and switchable diode to VDD, also ADC_IN5 and DAC1_OUT2 analog output.
17 PA6 bidirectional 5 V-tolerant (FT_ea) I/O with analog switch function and switchable diode to VDD, also ADC_IN6 and alternate function COMP1_OUT.
18 PA7 bidirectional 5 V-tolerant (FT_a) I/O with analog switch function, also ADC_IN7 and alternate function COMP2_OUT.
19 PB0 bidirectional 5 V-tolerant (FT_ea) I/O with analog switch function and switchable diode to VDD, also ADC_IN8 and alternate function COMP1_OUT.
20 PB1 bidirectional 5 V-tolerant (FT_ea) I/O with analog switch function and switchable diode to VDD, also ADC_IN9 and COMP1_INM6.
21 PB2 bidirectional 5 V-tolerant (FT_ea) I/O with analog switch function and switchable diode to VDD, also ADC_IN10 and COMP1_INP1.
22 PB10 bidirectional 5 V-tolerant (FT_fa) I/O, Fm+ capable and with analog switch function, also ADC_IN11 and alternate function COMP1_OUT.
23 PB11 bidirectional 5 V-tolerant (FT_fa) I/O, Fm+ capable and with analog switch function, also ADC_IN15 and alternate function COMP2_OUT.
24 PB12 bidirectional 5 V-tolerant (FT_a) I/O with analog switch function, also ADC_IN16 and alternate functions SPI2_NSS, LPUART1_RTS_DE and TIM1_BKIN.
25 PB13 bidirectional 5 V-tolerant (FT_f) I/O, Fm+ capable, with alternate functions SPI2_SCK, LPUART1_CTS, TIM1_CH1N and I2C2_SCL.
26 PB14 bidirectional 5 V-tolerant (FT_f) I/O, Fm+ capable, with alternate functions SPI2_MISO, TIM1_CH2N, TIM15_CH1 and I2C2_SDA.
27 PB15 bidirectional 5 V-tolerant (FT) I/O with alternate functions SPI2_MOSI, TIM1_CH3N, TIM15_CH1N and TIM15_CH2, and additional function RTC_REFIN.
28 PA8 bidirectional 5 V-tolerant (FT) I/O with alternate functions MCO, SPI2_NSS, TIM1_CH1, LPTIM2_OUT and EVENTOUT.
29 PA9 bidirectional 5 V-tolerant (FT_f) I/O, Fm+ capable, with alternate functions MCO, USART1_TX, TIM1_CH2, SPI2_MISO and I2C1_SCL; it can be remapped in place of PA11 via SYSCFG_CFGR1.
30 PC6 bidirectional 5 V-tolerant (FT) I/O with alternate functions TIM3_CH1 and TIM2_CH3.
31 PC7 bidirectional 5 V-tolerant (FT) I/O with alternate functions TIM3_CH2 and TIM2_CH4.
32 PA10 bidirectional 5 V-tolerant (FT_f) I/O, Fm+ capable, with alternate functions SPI2_MOSI, USART1_RX, TIM1_CH3, TIM17_BKIN and I2C1_SDA; it can be remapped in place of PA12 via SYSCFG_CFGR1.
33 PA11 [PA9] bidirectional 5 V-tolerant (FT_fa) I/O, Fm+ capable, with analog switch function, also ADC_IN15 and alternate functions USART1_CTS, TIM1_CH4, TIM1_BKIN2, I2C2_SCL and COMP1_OUT.
34 PA12 [PA10] bidirectional 5 V-tolerant (FT_fa) I/O, Fm+ capable, with analog switch function, also ADC_IN16 and alternate functions USART1_RTS_DE_CK, TIM1_ETR, I2S_CKIN, I2C2_SDA and COMP2_OUT.
35 PA13 bidirectional 5 V-tolerant (FT_ea) I/O with switchable diode to VDD; it is configured as SWDIO after reset with the internal pull-up active, also ADC_IN17 and IR_OUT.
36 PA14-BOOT0 bidirectional 5 V-tolerant (FT_a) I/O with analog switch function; after reset it is SWCLK with the internal pull-down active, and it also carries the BOOT0 boot-mode pin and ADC_IN18.
37 PA15 bidirectional 5 V-tolerant (FT) I/O with alternate functions SPI1_NSS/I2S1_WS, USART2_RX, TIM2_CH1_ETR and EVENTOUT.
38 PD0 bidirectional 5 V-tolerant (FT) I/O with alternate functions EVENTOUT, SPI2_NSS and TIM16_CH1.
39 PD1 bidirectional 5 V-tolerant (FT) I/O with alternate functions EVENTOUT, SPI2_SCK and TIM17_CH1.
40 PD2 bidirectional 5 V-tolerant (FT) I/O with alternate functions TIM3_ETR and TIM1_CH1N.
41 PD3 bidirectional 5 V-tolerant (FT) I/O with alternate functions USART2_CTS, SPI2_MISO and TIM1_CH2N.
42 PB3 bidirectional 5 V-tolerant (FT_a) I/O with analog switch function, with alternate functions SPI1_SCK/I2S1_CK, TIM1_CH2, TIM2_CH2 and USART1_RTS_DE_CK, and COMP2_INM6 additional function.
43 PB4 bidirectional 5 V-tolerant (FT_a) I/O with analog switch function, with alternate functions SPI1_MISO/I2S1_MCK, TIM3_CH1, USART1_CTS and TIM17_BKIN, and COMP2_INP0 additional function.
44 PB5 bidirectional 5 V-tolerant (FT) I/O with alternate functions SPI1_MOSI/I2S1_SD, TIM3_CH2, TIM16_BKIN, LPTIM1_IN1, I2C1_SMBA and COMP2_OUT, and wakeup pin WKUP6.
45 PB6 bidirectional 5 V-tolerant (FT_fa) I/O, Fm+ capable, with analog switch function, with alternate functions USART1_TX, TIM1_CH3, TIM16_CH1N, SPI2_MISO, LPTIM1_ETR and I2C1_SCL, and COMP2_INP1 additional function.
46 PB7 bidirectional 5 V-tolerant (FT_fa) I/O, Fm+ capable, with analog switch function, also ADC_IN11, COMP2_INM7 and PVD_IN, with alternate functions USART1_RX, SPI2_MOSI, TIM17_CH1N, LPTIM1_IN2 and I2C1_SDA.
47 PB8 bidirectional 5 V-tolerant (FT_f) I/O, Fm+ capable, with alternate functions SPI2_SCK, TIM16_CH1, TIM15_BKIN and I2C1_SCL.
48 PB9 bidirectional 5 V-tolerant (FT_f) I/O, Fm+ capable, with alternate functions IR_OUT, TIM17_CH1, SPI2_NSS and I2C1_SDA.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-48(7x7)
Category Embedded Processors & Controllers
Pins 48

CAD (KiCad official)

  • Symbol: STM32G051C8T6
  • Footprint: Package_QFP:LQFP-48_7x7mm_P0.5mm
  • 3D model: LQFP-48(7x7) (KiCad packages3D, STEP)
  • 3D model files: stm32g051c8t6-etched.step / stm32g051c8t6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32g051c8t6.step / stm32g051c8t6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (126 pp, sha256 773ba84c25c7d2f3, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF