component

STM32G031K8T7

Public Made by Adom

by adom

STMicroelectronics Microcontrollers (MCU/MPU/SOC), LQFP-32(7x7). Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentmcustm32g031k8t7
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

STM32G031K8T7

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-32(7x7)

STM32G031K8T7 from STMicroelectronics, in a LQFP-32(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PB9 bidirectional General-purpose I/O PB9 (FT_f). Alternate functions: IR_OUT, TIM17_CH1, SPI2_NSS, I2C1_SDA, EVENTOUT.
2 PC14-OSC32_IN bidirectional GPIO PC14, alternately the LSE 32.768 kHz crystal input (OSC32_IN). FT I/O supplied through the RTC-domain power switch (limited 3 mA sink).
3 PC15-OSC32_OUT bidirectional GPIO PC15, alternately the LSE 32.768 kHz crystal output (OSC32_OUT). Also carries OSC32_EN / OSC_EN alt functions.
4 VDD/VDDA power_in Combined digital and analog supply, 1.7 V to 3.6 V. Decouple with 100 nF near the pin and a bulk 4.7 uF on the rail.
5 VSS/VSSA power_in Combined digital and analog ground return.
6 PF2-NRST bidirectional Bidirectional active-low system reset (NRST) with internal pull-up. Can be reconfigured as GPIO PF2 (alt function MCO).
7 PA0 bidirectional GPIO PA0 (FT_a). ADC_IN0 / TAMP_IN2 / WKUP1; AF SPI2_SCK, USART2_CTS, TIM2_CH1_ETR, LPTIM1_OUT.
8 PA1 bidirectional GPIO PA1 (FT_ea). ADC_IN1; AF SPI1_SCK/I2S1_CK, USART2_RTS_DE_CK, TIM2_CH2, I2C1_SMBA, EVENTOUT.
9 PA2 bidirectional GPIO PA2 (FT_a). ADC_IN2 / WKUP4 / LSCO; AF SPI1_MOSI/I2S1_SD, USART2_TX, TIM2_CH3, LPUART1_TX.
10 PA3 bidirectional GPIO PA3 (FT_ea). ADC_IN3; AF SPI2_MISO, USART2_RX, TIM2_CH4, LPUART1_RX, EVENTOUT.
11 PA4 bidirectional GPIO PA4 (FT_a). ADC_IN4, RTC_OUT2; AF SPI1_NSS/I2S1_WS, SPI2_MOSI, TIM14_CH1, LPTIM2_OUT, EVENTOUT.
12 PA5 bidirectional GPIO PA5 (FT_ea). ADC_IN5; AF SPI1_SCK/I2S1_CK, TIM2_CH1_ETR, LPTIM2_ETR, EVENTOUT.
13 PA6 bidirectional GPIO PA6 (FT_ea). ADC_IN6; AF SPI1_MISO/I2S1_MCK, TIM3_CH1, TIM1_BKIN, TIM16_CH1, LPUART1_CTS.
14 PA7 bidirectional GPIO PA7 (FT_a). ADC_IN7; AF SPI1_MOSI/I2S1_SD, TIM3_CH2, TIM1_CH1N, TIM14_CH1, TIM17_CH1.
15 PB0 bidirectional GPIO PB0 (FT_ea). ADC_IN8; AF SPI1_NSS/I2S1_WS, TIM3_CH3, TIM1_CH2N, LPTIM1_OUT.
16 PB1 bidirectional GPIO PB1 (FT_ea). ADC_IN9; AF TIM14_CH1, TIM3_CH4, TIM1_CH3N, LPTIM2_IN1, LPUART1_RTS_DE, EVENTOUT.
17 PB2 bidirectional GPIO PB2 (FT_ea). ADC_IN10; AF SPI2_MISO, LPTIM1_OUT, EVENTOUT.
18 PA8 bidirectional GPIO PA8 (FT). AF MCO, SPI2_NSS, TIM1_CH1, LPTIM2_OUT, EVENTOUT.
19 PA9 bidirectional GPIO PA9 (FT_f, 5V-tolerant Fm+). AF MCO, USART1_TX, TIM1_CH2, SPI2_MISO, I2C1_SCL, EVENTOUT.
20 PC6 bidirectional GPIO PC6 (FT). AF TIM3_CH1, TIM2_CH3.
21 PA10 bidirectional GPIO PA10 (FT_f). AF SPI2_MOSI, USART1_RX, TIM1_CH3, TIM17_BK, I2C1_SDA, EVENTOUT.
22 PA11 [PA9] bidirectional GPIO PA11 with SYSCFG remap option to appear as PA9 (FT_fa). ADC_IN15; AF SPI1_MISO/I2S1_MCK, USART1_CTS, TIM1_CH4, TIM1_BK2, I2C2_SCL.
23 PA12 [PA10] bidirectional GPIO PA12 with SYSCFG remap option to appear as PA10 (FT_fa). ADC_IN16; AF SPI1_MOSI/I2S1_SD, USART1_RTS_DE_CK, TIM1_ETR, I2S_CKIN, I2C2_SDA.
24 PA13 bidirectional GPIO PA13 (FT_ea) defaulting to SWDIO after reset with internal pull-up. ADC_IN17; also IR_OUT, EVENTOUT.
25 PA14-BOOT0 bidirectional GPIO PA14 (FT_a) defaulting to SWCLK after reset with internal pull-down. Doubles as BOOT0 sample input and ADC_IN18; AF SWCLK, USART2_TX, EVENTOUT.
26 PA15 bidirectional GPIO PA15 (FT). AF SPI1_NSS/I2S1_WS, USART2_RX, TIM2_CH1_ETR, EVENTOUT.
27 PB3 bidirectional GPIO PB3 (FT). AF SPI1_SCK/I2S1_CK, TIM1_CH2, TIM2_CH2, USART1_RTS_DE_CK, EVENTOUT.
28 PB4 bidirectional GPIO PB4 (FT). AF SPI1_MISO/I2S1_MCK, TIM3_CH1, USART1_CTS, TIM17_BK, EVENTOUT.
29 PB5 bidirectional GPIO PB5 (FT) with WKUP6. AF SPI1_MOSI/I2S1_SD, TIM3_CH2, TIM16_BK, LPTIM1_IN1, I2C1_SMBA.
30 PB6 bidirectional GPIO PB6 (FT_f, 5V-tolerant Fm+). AF USART1_TX, TIM1_CH3, TIM16_CH1N, SPI2_MISO, LPTIM1_ETR, I2C1_SCL, EVENTOUT.
31 PB7 bidirectional GPIO PB7 (FT_f, 5V-tolerant Fm+) with PVD_IN. AF USART1_RX, SPI2_MOSI, TIM17_CH1N, LPTIM1_IN2, I2C1_SDA, EVENTOUT.
32 PB8 bidirectional GPIO PB8 (FT_f, 5V-tolerant Fm+). AF SPI2_SCK, TIM16_CH1, I2C1_SCL, EVENTOUT.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-32(7x7)
Category MCU
Pins 32

Ordering variants

Same part, different packaging or reel option.

  • STM32G031K8T7
  • STM32G031K8T7K8U
  • STM32G031K8T7G8U
  • STM32G031K8T7F8P
  • STM32G031K8T7Y8
  • STM32G031K8T7C8T
  • STM32G031K8T7C8U
  • STM32G031K8T7J8M

CAD (KiCad official)

  • Symbol: STM32G031K8T7
  • Footprint: Package_QFP:LQFP-32_7x7mm_P0.8mm
  • 3D model: LQFP-32(7x7) (KiCad packages3D, STEP)
  • 3D model files: stm32g031k8t7-etched.step / stm32g031k8t7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32g031k8t7.step / stm32g031k8t7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (117 pp, sha256 0fc5e46abdba3d02, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF