Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

STM32G031K6T6

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-32(7x7)

STM32G031K6T6 from STMicroelectronics, in a LQFP-32(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PB9 bidirectional FT_f 5 V-tolerant GPIO (Fm+ I2C1_SDA capable), current group N; alt: IR_OUT, TIM17_CH1, SPI2_NSS, I2C1_SDA, EVENTOUT.
2 PC14-OSC32_IN bidirectional FT GPIO, current group N; in LQFP32 doubles as LSE 32.768 kHz crystal input (OSC32_IN) or HSE 4-48 MHz crystal input (OSC_IN); alt: TIM1_BK2.
3 PC15-OSC32_OUT bidirectional FT GPIO, current group N; additional function OSC32_OUT (LSE crystal output); alt functions OSC32_EN and OSC_EN enable LSE or HSE oscillator respectively.
4 VDD/VDDA power_in Main digital supply and analog supply, 1.7 V to 3.6 V; VBAT and VREF+ pads internally bonded to this pin in LQFP32; decouple with 100 nF + 4.7 µF ceramics.
5 VSS/VSSA power_in Digital and analog ground reference, 0 V.
6 PF2-NRST bidirectional Active-low bidirectional reset with integrated 25-55 kΩ pull-up resistor; glitches <70 ns filtered, ≥350 ns pulse (at 1.7 V ≤ VDD ≤ 3.6 V) triggers reset; alt: MCO.
7 PA0 bidirectional FT_a 5 V-tolerant GPIO with analog switch, current group S; alt: SPI2_SCK, USART2_CTS, TIM2_CH1_ETR, LPTIM1_OUT; additional: ADC_IN0, TAMP_IN2, WKUP1.
8 PA1 bidirectional FT_ea 5 V-tolerant GPIO with analog switch and switchable diode to VDD, current group S; alt: SPI1_SCK/I2S1_CK, USART2_RTS_DE_CK, TIM2_CH2, I2C1_SMBA; additional: ADC_IN1.
9 PA2 bidirectional FT_a 5 V-tolerant GPIO with analog switch, current group S; alt: SPI1_MOSI/I2S1_SD, USART2_TX, TIM2_CH3, LPUART1_TX; additional: ADC_IN2, WKUP4, LSCO.
10 PA3 bidirectional FT_ea 5 V-tolerant GPIO with analog switch and switchable diode, current group S; alt: SPI2_MISO, USART2_RX, TIM2_CH4, LPUART1_RX; additional: ADC_IN3.
11 PA4 bidirectional FT_a 5 V-tolerant GPIO with analog switch, current group S; alt: SPI1_NSS/I2S1_WS, SPI2_MOSI, TIM14_CH1, LPTIM2_OUT; additional: ADC_IN4, TAMP_IN1, RTC_TS, RTC_OUT1, WKUP2.
12 PA5 bidirectional FT_ea 5 V-tolerant GPIO with analog switch and switchable diode, current group S; alt: SPI1_SCK/I2S1_CK, TIM2_CH1_ETR, LPTIM2_ETR; additional: ADC_IN5.
13 PA6 bidirectional FT_ea 5 V-tolerant GPIO with analog switch and switchable diode, current group S; alt: SPI1_MISO/I2S1_MCK, TIM3_CH1, TIM1_BK, TIM16_CH1, LPUART1_CTS; additional: ADC_IN6.
14 PA7 bidirectional FT_a 5 V-tolerant GPIO with analog switch, current group S; alt: SPI1_MOSI/I2S1_SD, TIM3_CH2, TIM1_CH1N, TIM14_CH1, TIM17_CH1; additional: ADC_IN7.
15 PB0 bidirectional FT_ea 5 V-tolerant GPIO with analog switch and switchable diode, current group S; alt: SPI1_NSS/I2S1_WS, TIM3_CH3, TIM1_CH2N, LPTIM1_OUT; additional: ADC_IN8.
16 PB1 bidirectional FT_ea 5 V-tolerant GPIO with analog switch and switchable diode, current group S; alt: TIM14_CH1, TIM3_CH4, TIM1_CH3N, LPTIM2_IN1, LPUART1_RTS_DE; additional: ADC_IN9.
17 PB2 bidirectional FT_ea 5 V-tolerant GPIO with analog switch and switchable diode, current group S; alt: SPI2_MISO, LPTIM1_OUT, EVENTOUT; additional: ADC_IN10.
18 PA8 bidirectional FT 5 V-tolerant GPIO, current group S; alt: MCO (microcontroller clock output), SPI2_NSS, TIM1_CH1, LPTIM2_OUT, EVENTOUT.
19 PA9 bidirectional FT_f 5 V-tolerant GPIO (Fm+ I2C1_SCL capable), current group S; alt: MCO, USART1_TX, TIM1_CH2, SPI2_MISO, I2C1_SCL, EVENTOUT.
20 PC6 bidirectional FT 5 V-tolerant GPIO, current group S; alt: TIM3_CH1, TIM2_CH3.
21 PA10 bidirectional FT_f 5 V-tolerant GPIO (Fm+ I2C1_SDA capable), current group S; alt: SPI2_MOSI, USART1_RX, TIM1_CH3, TIM17_BK, I2C1_SDA, EVENTOUT.
22 PA11[PA9] bidirectional FT_fa 5 V-tolerant GPIO with analog switch and switchable diode, current group N; remapped pin exposing PA11 on the physical PA9 pad of LQFP48; alt: SPI1_MISO/I2S1_MCK, USART1_CTS, TIM1_CH4, TIM1_BK2, I2C2_SCL; additional: ADC_IN15.
23 PA12[PA10] bidirectional FT_fa 5 V-tolerant GPIO with analog switch and switchable diode, current group N; remapped pin exposing PA12 on the physical PA10 pad of LQFP48; alt: SPI1_MOSI/I2S1_SD, USART1_RTS_DE_CK, TIM1_ETR, I2S_CKIN, I2C2_SDA; additional: ADC_IN16.
24 PA13 bidirectional FT_ea 5 V-tolerant GPIO, current group N; default function SWDIO (serial-wire debug I/O) after reset; alt: SWDIO, IR_OUT, EVENTOUT; additional: ADC_IN17.
25 PA14-BOOT0 bidirectional FT_a 5 V-tolerant GPIO, current group N; default function SWCLK (serial-wire debug clock) after reset; selects boot source as BOOT0; alt: SWCLK, USART2_TX, EVENTOUT; additional: BOOT0, ADC_IN18.
26 PA15 bidirectional FT 5 V-tolerant GPIO, current group N; alt: SPI1_NSS/I2S1_WS, USART2_RX, TIM2_CH1_ETR, EVENTOUT.
27 PB3 bidirectional FT 5 V-tolerant GPIO, current group N; alt: SPI1_SCK/I2S1_CK, TIM1_CH2, TIM2_CH2, USART1_RTS_DE_CK, EVENTOUT.
28 PB4 bidirectional FT 5 V-tolerant GPIO, current group N; alt: SPI1_MISO/I2S1_MCK, TIM3_CH1, USART1_CTS, TIM17_BK, EVENTOUT.
29 PB5 bidirectional FT 5 V-tolerant GPIO, current group N; alt: SPI1_MOSI/I2S1_SD, TIM3_CH2, TIM16_BK, LPTIM1_IN1, I2C1_SMBA; additional: WKUP6.
30 PB6 bidirectional FT_f 5 V-tolerant GPIO (Fm+ I2C1_SCL capable), current group N; alt: USART1_TX, TIM1_CH3, TIM16_CH1N, SPI2_MISO, LPTIM1_ETR, I2C1_SCL, EVENTOUT.
31 PB7 bidirectional FT_fa 5 V-tolerant GPIO with analog switch and switchable diode, current group N; alt: USART1_RX, SPI2_MOSI, TIM17_CH1N, LPTIM1_IN2, I2C1_SDA, EVENTOUT; additional: ADC_IN11, PVD_IN.
32 PB8 bidirectional FT_f 5 V-tolerant GPIO (Fm+ I2C1_SCL capable), current group N; alt: SPI2_SCK, TIM16_CH1, I2C1_SCL, EVENTOUT.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-32(7x7)
Category Embedded Processors & Controllers
Pins 32

CAD (KiCad official)

  • Symbol: STM32G031K6T6
  • Footprint: Package_QFP:LQFP-32_7x7mm_P0.8mm
  • 3D model: LQFP-32(7x7) (KiCad packages3D, STEP)
  • 3D model files: stm32g031k6t6-etched.step / stm32g031k6t6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32g031k6t6.step / stm32g031k6t6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (117 pp, sha256 95ae804dbf135590, retrieved 2026-09-27, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF