component

STM32G031C6T6

Public Made by Adom

by adom

STMicroelectronics Microcontrollers (MCU/MPU/SOC), LQFP-48(7x7). Pinout checked against ST's open pin data, KiCad symbol/footprint/3D.

componentmcustm32g031c6t6
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

STM32G031C6T6

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-48(7x7)

STM32G031C6T6 from STMicroelectronics, in a LQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PC13 bidirectional General-purpose 5 V-tolerant I/O. Additional functions: TAMP_IN1, RTC_TS, RTC_OUT1, WKUP2. Alternate: TIM1_BKIN.
2 PC14-OSC32_IN bidirectional GPIO PC14 / 32 kHz LSE oscillator input (OSC32_IN). 5 V-tolerant I/O. Alt: TIM1_BKIN2.
3 PC15-OSC32_OUT bidirectional GPIO PC15 / 32 kHz LSE oscillator output (OSC32_OUT). 5 V-tolerant. Alt: OSC32_EN, OSC_EN.
4 VBAT power_in Backup supply for the RTC and backup registers when VDD is absent. Range 1.55 V to 3.6 V.
5 VREF+ power_in ADC/DAC external positive reference input. Can also drive VREF_OUT via the internal VREFBUF.
6 VDD/VDDA power_in Main digital and analog supply. 1.7 V to 3.6 V. Decouple with 100 nF per pin near the package.
7 VSS/VSSA power_in Common digital and analog ground reference (0 V).
8 PF0-OSC_IN bidirectional GPIO PF0 / HSE crystal oscillator input (OSC_IN, 4-48 MHz). 5 V-tolerant. Alt: TIM14_CH1.
9 PF1-OSC_OUT bidirectional GPIO PF1 / HSE crystal oscillator output (OSC_OUT). 5 V-tolerant. Alt: OSC_EN.
10 PF2-NRST bidirectional Bidirectional device reset input/output with embedded weak pull-up. Active low; can be reconfigured as GPIO PF2. Alt: MCO.
11 PA0 bidirectional GPIO 5 V-tolerant with analog switch (FT_a). ADC_IN0, TAMP_IN2, WKUP1. Alt: SPI2_SCK, USART2_CTS, TIM2_CH1_ETR, LPTIM1_OUT.
12 PA1 bidirectional GPIO 5 V-tolerant, analog + diode-to-VDD (FT_ea). ADC_IN1. Alt: SPI1_SCK/I2S1_CK, USART2_RTS_DE_CK, TIM2_CH2, I2C1_SMBA, EVENTOUT.
13 PA2 bidirectional GPIO 5 V-tolerant, analog (FT_a). ADC_IN2, WKUP4, LSCO. Alt: SPI1_MOSI/I2S1_SD, USART2_TX, TIM2_CH3, LPUART1_TX.
14 PA3 bidirectional GPIO 5 V-tolerant, analog + diode-to-VDD (FT_ea). ADC_IN3. Alt: SPI2_MISO, USART2_RX, TIM2_CH4, LPUART1_RX, EVENTOUT.
15 PA4 bidirectional GPIO 5 V-tolerant, analog (FT_a). ADC_IN4, RTC_OUT2. Alt: SPI1_NSS/I2S1_WS, SPI2_MOSI, TIM14_CH1, LPTIM2_OUT, EVENTOUT.
16 PA5 bidirectional GPIO 5 V-tolerant, analog + diode (FT_ea). ADC_IN5. Alt: SPI1_SCK/I2S1_CK, TIM2_CH1_ETR, LPTIM2_ETR, EVENTOUT.
17 PA6 bidirectional GPIO 5 V-tolerant, analog + diode (FT_ea). ADC_IN6. Alt: SPI1_MISO/I2S1_MCK, TIM3_CH1, TIM1_BKIN, TIM16_CH1, LPUART1_CTS.
18 PA7 bidirectional GPIO 5 V-tolerant, analog (FT_a). ADC_IN7. Alt: SPI1_MOSI/I2S1_SD, TIM3_CH2, TIM1_CH1N, TIM14_CH1, TIM17_CH1.
19 PB0 bidirectional GPIO 5 V-tolerant, analog + diode (FT_ea). ADC_IN8. Alt: SPI1_NSS/I2S1_WS, TIM3_CH3, TIM1_CH2N, LPTIM1_OUT.
20 PB1 bidirectional GPIO 5 V-tolerant, analog + diode (FT_ea). ADC_IN9. Alt: TIM14_CH1, TIM3_CH4, TIM1_CH3N, LPTIM2_IN1, LPUART1_RTS_DE, EVENTOUT.
21 PB2 bidirectional GPIO 5 V-tolerant, analog + diode (FT_ea). ADC_IN10. Alt: SPI2_MISO, LPTIM1_OUT, EVENTOUT.
22 PB10 bidirectional GPIO 5 V-tolerant, Fm+ capable, analog (FT_fa). ADC_IN11. Alt: LPUART1_RX, TIM2_CH3, SPI2_SCK, I2C2_SCL.
23 PB11 bidirectional GPIO 5 V-tolerant, Fm+ capable, analog (FT_fa). ADC_IN15. Alt: SPI2_MOSI, LPUART1_TX, TIM2_CH4, I2C2_SDA.
24 PB12 bidirectional GPIO 5 V-tolerant, analog (FT_a). ADC_IN16. Alt: SPI2_NSS, LPUART1_RTS_DE, TIM1_BKIN, EVENTOUT.
25 PB13 bidirectional GPIO 5 V-tolerant, Fm+ capable (FT_f). Alt: SPI2_SCK, LPUART1_CTS, TIM1_CH1N, I2C2_SCL, EVENTOUT.
26 PB14 bidirectional GPIO 5 V-tolerant, Fm+ capable (FT_f). Alt: SPI2_MISO, TIM1_CH2N, I2C2_SDA, EVENTOUT.
27 PB15 bidirectional GPIO 5 V-tolerant (FT). RTC_REFIN. Alt: SPI2_MOSI, TIM1_CH3N, EVENTOUT.
28 PA8 bidirectional GPIO 5 V-tolerant (FT). Alt: MCO, SPI2_NSS, TIM1_CH1, LPTIM2_OUT, EVENTOUT.
29 PA9 bidirectional GPIO 5 V-tolerant, Fm+ capable (FT_f). Alt: MCO, USART1_TX, TIM1_CH2, SPI2_MISO, I2C1_SCL, EVENTOUT.
30 PC6 bidirectional GPIO 5 V-tolerant (FT). Alt: TIM3_CH1, TIM2_CH3.
31 PC7 bidirectional GPIO 5 V-tolerant (FT). Alt: TIM3_CH2, TIM2_CH4.
32 PA10 bidirectional GPIO 5 V-tolerant, Fm+ capable (FT_f). Alt: SPI2_MOSI, USART1_RX, TIM1_CH3, TIM17_BKIN, I2C1_SDA, EVENTOUT.
33 PA11 [PA9] bidirectional GPIO 5 V-tolerant, Fm+ capable (FT_f). Alt: SPI1_MISO/I2S1_MCK, USART1_CTS, TIM1_CH4, TIM1_BKIN2, I2C2_SCL. Remappable to PA9 via SYSCFG.
34 PA12 [PA10] bidirectional GPIO 5 V-tolerant, Fm+ capable (FT_f). Alt: SPI1_MOSI/I2S1_SD, USART1_RTS_DE_CK, TIM1_ETR, I2S_CKIN, I2C2_SDA. Remappable to PA10 via SYSCFG.
35 PA13 bidirectional SWDIO after reset (serial wire debug data). GPIO 5 V-tolerant, analog + diode (FT_ea). ADC_IN17. Alt: SWDIO, IR_OUT, EVENTOUT.
36 PA14-BOOT0 bidirectional SWCLK after reset (serial wire debug clock) and BOOT0 sampled at reset. GPIO 5 V-tolerant, analog (FT_a). ADC_IN18. Alt: SWCLK, USART2_TX, EVENTOUT.
37 PA15 bidirectional GPIO 5 V-tolerant (FT). Alt: SPI1_NSS/I2S1_WS, USART2_RX, TIM2_CH1_ETR, EVENTOUT.
38 PD0 bidirectional GPIO 5 V-tolerant (FT). Alt: EVENTOUT, SPI2_NSS, TIM16_CH1.
39 PD1 bidirectional GPIO 5 V-tolerant (FT). Alt: EVENTOUT, SPI2_SCK, TIM17_CH1.
40 PD2 bidirectional GPIO 5 V-tolerant (FT). Alt: TIM3_ETR, TIM1_CH1N.
41 PD3 bidirectional GPIO 5 V-tolerant (FT). Alt: USART2_CTS, SPI2_MISO, TIM1_CH2N.
42 PB3 bidirectional GPIO 5 V-tolerant (FT). Alt: SPI1_SCK/I2S1_CK, TIM1_CH2, TIM2_CH2, USART1_RTS_DE_CK, EVENTOUT.
43 PB4 bidirectional GPIO 5 V-tolerant (FT). Alt: SPI1_MISO/I2S1_MCK, TIM3_CH1, USART1_CTS, TIM17_BKIN, EVENTOUT.
44 PB5 bidirectional GPIO 5 V-tolerant (FT). WKUP6. Alt: SPI1_MOSI/I2S1_SD, TIM3_CH2, TIM16_BKIN, LPTIM1_IN1, I2C1_SMBA.
45 PB6 bidirectional GPIO 5 V-tolerant, Fm+ capable (FT_f). Alt: USART1_TX, TIM1_CH3, TIM16_CH1N, SPI2_MISO, LPTIM1_ETR, I2C1_SCL, EVENTOUT.
46 PB7 bidirectional GPIO 5 V-tolerant, Fm+ capable (FT_f). PVD_IN. Alt: USART1_RX, SPI2_MOSI, TIM17_CH1N, LPTIM1_IN2, I2C1_SDA, EVENTOUT.
47 PB8 bidirectional GPIO 5 V-tolerant, Fm+ capable (FT_f). Alt: SPI2_SCK, TIM16_CH1, I2C1_SCL, EVENTOUT.
48 PB9 bidirectional GPIO 5 V-tolerant, Fm+ capable (FT_f). Alt: IR_OUT, TIM17_CH1, SPI2_NSS, I2C1_SDA, EVENTOUT.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-48(7x7)
Category MCU
Pins 48

Ordering variants

Same part, different packaging or reel option.

  • STM32G031C6T6
  • STM32G031C6T6CxT
  • STM32G031C6T6CxU
  • STM32G031C6T6KxT
  • STM32G031C6T6KxU
  • STM32G031C6T6GxU
  • STM32G031C6T6Fx
  • STM32G031C6T6Yx
  • STM32G031C6T6Jx

CAD (KiCad official)

  • Symbol: STM32G031C6T6
  • Footprint: Package_QFP:LQFP-48_7x7mm_P0.5mm
  • 3D model: LQFP-48(7x7) (KiCad packages3D, STEP)
  • 3D model files: stm32g031c6t6-etched.step / stm32g031c6t6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32g031c6t6.step / stm32g031c6t6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (117 pp, sha256 95ae804dbf135590, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF