component
STM32F427VIT6
Public Made by Adomby adom
STMicroelectronics Microcontrollers (MCU/MPU/SOC), LQFP-100(14x14). Pinout checked against ST's open pin data, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownSTM32F427VIT6
STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-100(14x14)
STM32F427VIT6 from STMicroelectronics, in a LQFP-100(14x14). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | PE2 | bidirectional | Port E pin 2; alternate functions: TRACECLK, SPI4_SCK, SAI1_MCLK_A, FMC_A23 |
| 2 | PE3 | bidirectional | Port E pin 3; alternate functions: TRACED0, SAI1_SD_B, FMC_A19 |
| 3 | PE4 | bidirectional | Port E pin 4; alternate functions: TRACED1, SPI4_NSS, SAI1_FS_A, DCMI_D4, LCD_B0 |
| 4 | PE5 | bidirectional | Port E pin 5; alternate functions: TRACED2, TIM9_CH1, SPI4_MISO, SAI1_SCK_A, DCMI_D6, LCD_G0 |
| 5 | PE6 | bidirectional | Port E pin 6; alternate functions: TRACED3, TIM9_CH2, SPI4_MOSI, SAI1_SD_A, DCMI_D7, LCD_G1 |
| 6 | VBAT | power_in | Backup power supply (1.65 V to 3.6 V) |
| 7 | PC13 | bidirectional | Port C pin 13; backup domain pin, can be used as tamper input TAMP_1 |
| 8 | PC14/OSC32_IN | bidirectional | Port C pin 14 / 32 kHz oscillator input (OSC32_IN) |
| 9 | PC15/OSC32_OUT | bidirectional | Port C pin 15 / 32 kHz oscillator output (OSC32_OUT) |
| 10 | VSS | power_in | Ground (negative power supply) |
| 11 | VDD | power_in | Main positive power supply (1.7 V to 3.6 V), I/O and internal logic |
| 12 | PH0/OSC_IN | bidirectional | Port H pin 0 / High-speed oscillator input (OSC_IN) |
| 13 | PH1/OSC_OUT | bidirectional | Port H pin 1 / High-speed oscillator output (OSC_OUT) |
| 14 | NRST | input | Active-low asynchronous reset with internal pull-up |
| 15 | PC0 | bidirectional | Port C pin 0; alternate functions: OTG_HS_ULPI_STP, FMC_SDNWE, ADC123_IN10 |
| 16 | PC1 | bidirectional | Port C pin 1; alternate functions: ETH_MDC, ADC123_IN11 |
| 17 | PC2 | bidirectional | Port C pin 2; alternate functions: SPI2_MISO, OTG_HS_ULPI_DIR, ETH_MII_TXD2, FMC_SDNE0, ADC123_IN12 |
| 18 | PC3 | bidirectional | Port C pin 3; alternate functions: SPI2_MOSI/I2S2_SD, OTG_HS_ULPI_NXT, ETH_MII_TX_CLK, FMC_SDCKE0, ADC123_IN13 |
| 19 | VDD | power_in | Main positive power supply (1.7 V to 3.6 V), I/O and internal logic |
| 20 | VSSA | power_in | |
| 21 | VREF+ | power_in | |
| 22 | VDDA | power_in | |
| 23 | PA0/WKUP | bidirectional | |
| 24 | PA1 | bidirectional | |
| 25 | PA2 | bidirectional | |
| 26 | PA3 | bidirectional | |
| 27 | VSS | power_in | Ground (negative power supply) |
| 28 | VDD | power_in | Main positive power supply (1.7 V to 3.6 V), I/O and internal logic |
| 29 | PA4 | bidirectional | |
| 30 | PA5 | bidirectional | |
| 31 | PA6 | bidirectional | |
| 32 | PA7 | bidirectional | |
| 33 | PC4 | bidirectional | Port C pin 4; alternate functions: ETH_MII_RXD0/ETH_RMII_RXD0, ADC12_IN14 |
| 34 | PC5 | bidirectional | Port C pin 5; alternate functions: ETH_MII_RXD1/ETH_RMII_RXD1, ADC12_IN15 |
| 35 | PB0 | bidirectional | Port B pin 0; alternate functions: TIM1_CH2N, TIM3_CH3, TIM8_CH2N, LCD_R3, OTG_HS_ULPI_D1, ETH_MII_RXD2, ADC12_IN8 |
| 36 | PB1 | bidirectional | Port B pin 1; alternate functions: TIM1_CH3N, TIM3_CH4, TIM8_CH3N, LCD_R6, OTG_HS_ULPI_D2, ETH_MII_RXD3, ADC12_IN9 |
| 37 | PB2/BOOT1 | bidirectional | Port B pin 2 / Boot configuration pin 1 |
| 38 | PE7 | bidirectional | Port E pin 7; alternate functions: TIM1_ETR, UART7_Rx, FMC_D4 |
| 39 | PE8 | bidirectional | Port E pin 8; alternate functions: TIM1_CH1N, UART7_Tx, FMC_D5 |
| 40 | PE9 | bidirectional | Port E pin 9; alternate functions: TIM1_CH1, FMC_D6 |
| 41 | PE10 | bidirectional | Port E pin 10; alternate functions: TIM1_CH2N, FMC_D7 |
| 42 | PE11 | bidirectional | Port E pin 11; alternate functions: TIM1_CH2, SPI4_NSS, FMC_D8, LCD_G3 |
| 43 | PE12 | bidirectional | Port E pin 12; alternate functions: TIM1_CH3N, SPI4_SCK, FMC_D9, LCD_B4 |
| 44 | PE13 | bidirectional | Port E pin 13; alternate functions: TIM1_CH3, SPI4_MISO, FMC_D10, LCD_DE |
| 45 | PE14 | bidirectional | Port E pin 14; alternate functions: TIM1_CH4, SPI4_MOSI, FMC_D11, LCD_CLK |
| 46 | PE15 | bidirectional | Port E pin 15; alternate functions: TIM1_BKIN, FMC_D12, LCD_R7 |
| 47 | PB10 | bidirectional | Port B pin 10; alternate functions: TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, USART3_TX, OTG_HS_ULPI_D3, ETH_MII_RX_ER, LCD_G4 |
| 48 | PB11 | bidirectional | Port B pin 11; alternate functions: TIM2_CH4, I2C2_SDA, USART3_RX, OTG_HS_ULPI_D4, ETH_MII_TX_EN/ETH_RMII_TX_EN, LCD_G5 |
| 49 | VCAP_1 | power_in | Capacitor connection point for 1.2 V internal voltage regulator (2.2 µF external capacitor required) |
| 50 | VDD | power_in | Main positive power supply (1.7 V to 3.6 V), I/O and internal logic |
| 51 | PB12 | bidirectional | Port B pin 12; alternate functions: TIM1_BKIN, I2C2_SMBA, SPI2_NSS/I2S2_WS, USART3_CK, CAN2_RX, OTG_HS_ULPI_D5, ETH_MII_TXD0/ETH_RMII_TXD0, OTG_HS_ID |
| 52 | PB13 | bidirectional | Port B pin 13; alternate functions: TIM1_CH1N, SPI2_SCK/I2S2_CK, USART3_CTS, CAN2_TX, OTG_HS_ULPI_D6, ETH_MII_TXD1/ETH_RMII_TXD1, OTG_HS_VBUS |
| 53 | PB14 | bidirectional | Port B pin 14; alternate functions: TIM1_CH2N, TIM8_CH2N, SPI2_MISO, I2S2ext_SD, USART3_RTS, TIM12_CH1, OTG_HS_DM |
| 54 | PB15 | bidirectional | Port B pin 15; alternate functions: RTC_REFIN, TIM1_CH3N, TIM8_CH3N, SPI2_MOSI/I2S2_SD, TIM12_CH2, OTG_HS_DP |
| 55 | PD8 | bidirectional | Port D pin 8; alternate functions: USART3_TX, FMC_D13 |
| 56 | PD9 | bidirectional | Port D pin 9; alternate functions: USART3_RX, FMC_D14 |
| 57 | PD10 | bidirectional | Port D pin 10; alternate functions: USART3_CK, FMC_D15, LCD_B3 |
| 58 | PD11 | bidirectional | Port D pin 11; alternate functions: USART3_CTS, FMC_A16 |
| 59 | PD12 | bidirectional | Port D pin 12; alternate functions: TIM4_CH1, USART3_RTS, FMC_A17 |
| 60 | PD13 | bidirectional | Port D pin 13; alternate functions: TIM4_CH2, FMC_A18 |
| 61 | PD14 | bidirectional | Port D pin 14; alternate functions: TIM4_CH3, FMC_D0 |
| 62 | PD15 | bidirectional | Port D pin 15; alternate functions: TIM4_CH4, FMC_D1 |
| 63 | PC6 | bidirectional | Port C pin 6; alternate functions: TIM3_CH1, TIM8_CH1, I2S2_MCK, USART6_TX, SDIO_D6, DCMI_D0, LCD_HSYNC |
| 64 | PC7 | bidirectional | Port C pin 7; alternate functions: TIM3_CH2, TIM8_CH2, I2S3_MCK, USART6_RX, SDIO_D7, DCMI_D1, LCD_G6 |
| 65 | PC8 | bidirectional | Port C pin 8; alternate functions: TIM3_CH3, TIM8_CH3, USART6_CK, SDIO_D0, DCMI_D2 |
| 66 | PC9 | bidirectional | Port C pin 9; alternate functions: MCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA, I2S_CKIN, SDIO_D1, DCMI_D3 |
| 67 | PA8 | bidirectional | Port A pin 8; alternate functions: MCO1, TIM1_CH1, I2C3_SCL, USART1_CK, OTG_FS_SOF, LCD_R6 |
| 68 | PA9 | bidirectional | Port A pin 9; alternate functions: TIM1_CH2, I2C3_SMBA, USART1_TX, DCMI_D0, OTG_FS_VBUS |
| 69 | PA10 | bidirectional | Port A pin 10; alternate functions: TIM1_CH3, USART1_RX, OTG_FS_ID, DCMI_D1 |
| 70 | PA11 | bidirectional | Port A pin 11; alternate functions: TIM1_CH4, USART1_CTS, CAN1_RX, LCD_R4, OTG_FS_DM |
| 71 | PA12 | bidirectional | Port A pin 12; alternate functions: TIM1_ETR, USART1_RTS, CAN1_TX, LCD_R5, OTG_FS_DP |
| 72 | PA13 | bidirectional | |
| 73 | VCAP_2 | power_in | Capacitor connection point for 1.2 V internal voltage regulator (2.2 µF external capacitor required) |
| 74 | VSS | power_in | Ground (negative power supply) |
| 75 | VDD | power_in | Main positive power supply (1.7 V to 3.6 V), I/O and internal logic |
| 76 | PA14 | bidirectional | |
| 77 | PA15 | bidirectional | |
| 78 | PC10 | bidirectional | Port C pin 10; alternate functions: SPI3_SCK/I2S3_CK, USART3_TX, UART4_TX, SDIO_D2, DCMI_D8, LCD_R2 |
| 79 | PC11 | bidirectional | Port C pin 11; alternate functions: I2S3ext_SD, SPI3_MISO, USART3_RX, UART4_RX, SDIO_D3, DCMI_D4 |
| 80 | PC12 | bidirectional | Port C pin 12; alternate functions: SPI3_MOSI/I2S3_SD, USART3_CK, UART5_TX, SDIO_CK, DCMI_D9 |
| 81 | PD0 | bidirectional | Port D pin 0; alternate functions: CAN1_RX, FMC_D2 |
| 82 | PD1 | bidirectional | Port D pin 1; alternate functions: CAN1_TX, FMC_D3 |
| 83 | PD2 | bidirectional | Port D pin 2; alternate functions: TIM3_ETR, UART5_RX, SDIO_CMD, DCMI_D11 |
| 84 | PD3 | bidirectional | Port D pin 3; alternate functions: SPI2_SCK/I2S2_CK, USART2_CTS, FMC_CLK, DCMI_D5, LCD_G7 |
| 85 | PD4 | bidirectional | Port D pin 4; alternate functions: USART2_RTS, FMC_NOE |
| 86 | PD5 | bidirectional | Port D pin 5; alternate functions: USART2_TX, FMC_NWE |
| 87 | PD6 | bidirectional | Port D pin 6; alternate functions: SPI3_MOSI/I2S3_SD, SAI1_SD_A, USART2_RX, FMC_NWAIT, DCMI_D10, LCD_B2 |
| 88 | PD7 | bidirectional | Port D pin 7; alternate functions: USART2_CK, FMC_NE1/FMC_NCE2 |
| 89 | PB3 | bidirectional | |
| 90 | PB4 | bidirectional | |
| 91 | PB5 | bidirectional | Port B pin 5; alternate functions: TIM3_CH2, I2C1_SMBA, SPI1_MOSI, SPI3_MOSI/I2S3_SD, CAN2_RX, OTG_HS_ULPI_D7, ETH_PPS_OUT, FMC_SDCKE1, DCMI_D10 |
| 92 | PB6 | bidirectional | |
| 93 | PB7 | bidirectional | |
| 94 | BOOT0 | input | Boot configuration pin 0 for selecting boot mode at reset |
| 95 | PB8 | bidirectional | Port B pin 8; alternate functions: TIM4_CH3, TIM10_CH1, I2C1_SCL, CAN1_RX, ETH_MII_TXD3, SDIO_D4, DCMI_D6, LCD_B6 |
| 96 | PB9 | bidirectional | Port B pin 9; alternate functions: TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, CAN1_TX, SDIO_D5, DCMI_D7, LCD_B7 |
| 97 | PE0 | bidirectional | Port E pin 0; alternate functions: TIM4_ETR, UART8_RX, FMC_NBL0, DCMI_D2 |
| 98 | PE1 | bidirectional | Port E pin 1; alternate functions: UART8_Tx, FMC_NBL1, DCMI_D3 |
| 99 | VSS | power_in | Ground (negative power supply) |
| 100 | VDD | power_in | Main positive power supply (1.7 V to 3.6 V), I/O and internal logic |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | LQFP-100(14x14) |
| Category | Embedded Processors & Controllers |
| Pins | 100 |
CAD (KiCad official)
- Symbol:
STM32F427VIT6 - Footprint:
Package_QFP:LQFP-100_14x14mm_P0.5mm - 3D model: LQFP-100(14x14) (KiCad packages3D, STEP)
- 3D model files:
stm32f427vit6-etched.step/stm32f427vit6-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);stm32f427vit6.step/stm32f427vit6.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (226 pp, sha256
9eccb942b0df757c, retrieved 2026-09-29, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).