main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers stm32f413zgt6: viewers · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Initial commit: component/stm32f413zgt6 · Ray 2d ago
stm32f413zgt6-etched.glb stm32f413zgt6: factory component page (tier=lcsc) · Ray 2d ago
stm32f413zgt6-etched.step stm32f413zgt6: factory component page (tier=lcsc) · Ray 2d ago
stm32f413zgt6-hero.glb Publish 0.1.0 · Ray 2d ago
stm32f413zgt6-hero.overlay.json Publish 0.1.0 · Ray 2d ago
stm32f413zgt6.glb Publish 0.1.0 · Ray 2d ago
stm32f413zgt6.kicad_mod Publish 0.1.0 · Ray 2d ago
stm32f413zgt6.kicad_sym Publish 0.1.0 · Ray 2d ago
stm32f413zgt6.lbr Publish 0.1.0 · Ray 2d ago
stm32f413zgt6.step Publish 0.1.0 · Ray 2d ago

STM32F413ZGT6

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-144(20x20)

STM32F413ZGT6 from STMicroelectronics, in a LQFP-144(20x20). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PE2 bidirectional 5 V tolerant (FT) I/O, floating input at reset; alternate functions TRACECLK, SPI4_SCK, SPI5_SCK, SAI1_MCLK_A, QUADSPI_BK1_IO2, UART10_RX, FSMC_A23.
2 PE3 bidirectional 5 V tolerant (FT) I/O, floating input at reset; alternate functions TRACED0, SAI1_SD_B, UART10_TX, FSMC_A19.
3 PE4 bidirectional 5 V tolerant (FT) I/O, floating input at reset; alternate functions TRACED1, SPI4_NSS, SPI5_NSS, SAI1_SD_A, DFSDM1_DATIN3, FSMC_A20.
4 PE5 bidirectional 5 V tolerant (FT) I/O, floating input at reset; alternate functions TRACED2, TIM9_CH1, SPI4_MISO, SPI5_MISO, SAI1_SCK_A, DFSDM1_CKIN3, FSMC_A21.
5 PE6 bidirectional 5 V tolerant (FT) I/O, floating input at reset; alternate functions TRACED3, TIM9_CH2, SPI4_MOSI, SPI5_MOSI, SAI1_FS_A, FSMC_A22.
6 VBAT power_in Backup supply pin for RTC, backup registers and LSE oscillator when VDD is not present.
7 PC13-ANTI_TAMP bidirectional 5 V tolerant I/O supplied through the power switch (max 3 mA sink, speed up to 2 MHz with 30 pF load max, not a current source); additional function TAMP_1.
8 PC14-OSC32_IN bidirectional I/O supplied through the power switch (max 2 MHz, 30 pF load); LSE oscillator input OSC32_IN.
9 PC15-OSC32_OUT bidirectional I/O supplied through the power switch (max 2 MHz, 30 pF load); LSE oscillator output OSC32_OUT.
10 PF0 bidirectional 5 V tolerant I/O; alternate functions I2C2_SDA, FSMC_A0.
11 PF1 bidirectional 5 V tolerant I/O; alternate functions I2C2_SCL, FSMC_A1.
12 PF2 bidirectional 5 V tolerant I/O; alternate functions I2C2_SMBA, FSMC_A2.
13 PF3 bidirectional 5 V tolerant I/O; alternate functions TIM5_CH1, FSMC_A3.
14 PF4 bidirectional 5 V tolerant I/O; alternate functions TIM5_CH2, FSMC_A4.
15 PF5 bidirectional 5 V tolerant I/O; alternate functions TIM5_CH3, FSMC_A5.
16 VSS power_in Ground supply pin.
17 VDD power_in Digital supply pin (1.7 V to 3.6 V application supply).
18 PF6 bidirectional 5 V tolerant I/O; alternate functions TRACED0, TIM10_CH1, SAI1_SD_B, UART7_Rx, QUADSPI_BK1_IO3.
19 PF7 bidirectional 5 V tolerant I/O; alternate functions TRACED1, TIM11_CH1, SAI1_MCLK_B, UART7_Tx, QUADSPI_BK1_IO2.
20 PF8 bidirectional 5 V tolerant I/O; alternate functions SAI1_SCK_B, UART8_RX, TIM13_CH1, QUADSPI_BK1_IO0.
21 PF9 bidirectional 5 V tolerant I/O; alternate functions SAI1_FS_B, UART8_TX, TIM14_CH1, QUADSPI_BK1_IO1.
22 PF10 bidirectional 5 V tolerant I/O; alternate functions TIM1_ETR, TIM5_CH4.
23 PH0-OSC_IN bidirectional I/O (not 5 V tolerant in oscillator mode); HSE 4-26 MHz oscillator input OSC_IN.
24 PH1-OSC_OUT bidirectional I/O (not 5 V tolerant in oscillator mode); HSE 4-26 MHz oscillator output OSC_OUT.
25 NRST bidirectional Bidirectional reset pin with embedded weak pull-up resistor.
26 PC0 bidirectional 5 V tolerant I/O; LPTIM1_IN1, DFSDM2_CKIN4, SAI1_MCLK_B; analog ADC1_IN10, WKUP2.
27 PC1 bidirectional 5 V tolerant I/O; LPTIM1_OUT, DFSDM2_DATIN4, SAI1_SD_B; analog ADC1_IN11, WKUP3.
28 PC2 bidirectional 5 V tolerant I/O; LPTIM1_IN2, DFSDM2_DATIN7, SPI2_MISO, I2S2ext_SD, SAI1_SCK_B, DFSDM1_CKOUT, FSMC_NWE; analog ADC1_IN12.
29 PC3 bidirectional 5 V tolerant I/O; LPTIM1_ETR, DFSDM2_CKIN7, SPI2_MOSI/I2S2_SD, SAI1_FS_B, FSMC_A0; analog ADC1_IN13.
30 VDD power_in Digital supply pin (1.7 V to 3.6 V application supply).
31 VSSA power_in Ground for the analog supply and reference.
32 VREF+ power_in Input reference voltage for the ADC and DACs.
33 VDDA power_in Analog power supply for the ADC, DAC and reference.
34 PA0 bidirectional 5 V tolerant I/O; TIM2_CH1/ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX; analog ADC1_IN0, WKUP1.
35 PA1 bidirectional 5 V tolerant I/O; TIM2_CH2, TIM5_CH2, SPI4_MOSI/I2S4_SD, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3; analog ADC1_IN1.
36 PA2 bidirectional 5 V tolerant I/O; TIM2_CH3, TIM5_CH3, TIM9_CH1, I2S2_CKIN, USART2_TX, FSMC_D4/DA4; analog ADC1_IN2.
37 PA3 bidirectional 5 V tolerant I/O; TIM2_CH4, TIM5_CH4, TIM9_CH2, I2S2_MCK, USART2_RX, SAI1_SD_B, FSMC_D5/DA5; analog ADC1_IN3.
38 VSS power_in Ground supply pin.
39 VDD power_in Digital supply pin (1.7 V to 3.6 V application supply).
40 PA4 bidirectional 3.3 V tolerant I/O directly connected to DAC (TTa); SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, DFSDM1_DATIN1, FSMC_D6/DA6; analog ADC1_IN4, DAC_OUT1.
41 PA5 bidirectional 3.3 V tolerant I/O directly connected to DAC (TTa); TIM2_CH1/ETR, TIM8_CH1N, SPI1_SCK/I2S1_CK, DFSDM1_CKIN1, FSMC_D7/DA7; analog ADC1_IN5, DAC_OUT2.
42 PA6 bidirectional 5 V tolerant I/O; TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, I2S2_MCK, DFSDM2_CKIN1, TIM13_CH1, QUADSPI_BK2_IO0, SDIO_CMD; analog ADC1_IN6.
43 PA7 bidirectional 5 V tolerant I/O; TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SD, DFSDM2_DATIN1, TIM14_CH1, QUADSPI_BK2_IO1; analog ADC1_IN7.
44 PC4 bidirectional 5 V tolerant I/O; DFSDM2_CKIN2, I2S1_MCK, QUADSPI_BK2_IO2, FSMC_NE4; analog ADC1_IN14.
45 PC5 bidirectional 5 V tolerant I/O; DFSDM2_DATIN2, I2CFMP1_SMBA, USART3_RX, QUADSPI_BK2_IO3, FSMC_NOE; analog ADC1_IN15.
46 PB0 bidirectional 5 V tolerant I/O; TIM1_CH2N, TIM3_CH3, TIM8_CH2N, SPI5_SCK/I2S5_CK; analog ADC1_IN8.
47 PB1 bidirectional 5 V tolerant I/O; TIM1_CH3N, TIM3_CH4, TIM8_CH3N, SPI5_NSS/I2S5_WS, DFSDM1_DATIN0, QUADSPI_CLK; analog ADC1_IN9.
48 PB2 bidirectional 5 V tolerant I/O; LPTIM1_OUT, DFSDM1_CKIN0, QUADSPI_CLK; BOOT1 function.
49 PF11 bidirectional 5 V tolerant I/O; alternate function TIM8_ETR.
50 PF12 bidirectional 5 V tolerant I/O; alternate functions TIM8_BKIN, FSMC_A6.
51 VSS power_in Ground supply pin.
52 VDD power_in Digital supply pin (1.7 V to 3.6 V application supply).
53 PF13 bidirectional 5 V tolerant I/O; alternate functions I2CFMP1_SMBA, FSMC_A7.
54 PF14 bidirectional 5 V tolerant I/O with I2C FM+ option (FTf); alternate functions I2CFMP1_SCL, FSMC_A8.
55 PF15 bidirectional 5 V tolerant I/O with I2C FM+ option (FTf); alternate functions I2CFMP1_SDA, FSMC_A9.
56 PG0 bidirectional 5 V tolerant I/O; alternate functions CAN1_RX, UART9_RX, FSMC_A10.
57 PG1 bidirectional 5 V tolerant I/O; alternate functions CAN1_TX, UART9_TX, FSMC_A11.
58 PE7 bidirectional 5 V tolerant I/O; TIM1_ETR, DFSDM1_DATIN2, UART7_Rx, QUADSPI_BK2_IO0, FSMC_D4/DA4.
59 PE8 bidirectional 5 V tolerant I/O; TIM1_CH1N, DFSDM1_CKIN2, UART7_Tx, QUADSPI_BK2_IO1, FSMC_D5/DA5.
60 PE9 bidirectional 5 V tolerant I/O; TIM1_CH1, DFSDM1_CKOUT, QUADSPI_BK2_IO2, FSMC_D6/DA6.
61 VSS power_in Ground supply pin.
62 VDD power_in Digital supply pin (1.7 V to 3.6 V application supply).
63 PE10 bidirectional 5 V tolerant I/O; TIM1_CH2N, DFSDM2_DATIN0, QUADSPI_BK2_IO3, FSMC_D7/DA7.
64 PE11 bidirectional 5 V tolerant I/O; TIM1_CH2, DFSDM2_CKIN0, SPI4_NSS/I2S4_WS, SPI5_NSS/I2S5_WS, FSMC_D8/DA8.
65 PE12 bidirectional 5 V tolerant I/O; TIM1_CH3N, DFSDM2_DATIN7, SPI4_SCK/I2S4_CK, SPI5_SCK/I2S5_CK, FSMC_D9/DA9.
66 PE13 bidirectional 5 V tolerant I/O; TIM1_CH3, DFSDM2_CKIN7, SPI4_MISO, SPI5_MISO, FSMC_D10/DA10.
67 PE14 bidirectional 5 V tolerant I/O; TIM1_CH4, SPI4_MOSI/I2S4_SD, SPI5_MOSI/I2S5_SD, DFSDM2_DATIN1, FSMC_D11/DA11.
68 PE15 bidirectional 5 V tolerant I/O; TIM1_BKIN, DFSDM2_CKIN1, FSMC_D12/DA12.
69 PB10 bidirectional 5 V tolerant I/O with I2C FM+ option (FTf); TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, I2S3_MCK, USART3_TX, I2CFMP1_SCL, DFSDM2_CKOUT, SDIO_D7.
70 PB11 bidirectional 5 V tolerant I/O; TIM2_CH4, I2C2_SDA, I2S2_CKIN, USART3_RX.
71 VCAP_1 passive Internal 1.2 V regulator output pin for an external capacitor (see VCAP_1/VCAP_2 operating conditions).
72 VDD power_in Digital supply pin (1.7 V to 3.6 V application supply).
73 PB12 bidirectional 5 V tolerant I/O; TIM1_BKIN, I2C2_SMBA, SPI2_NSS/I2S2_WS, SPI4_NSS, SPI3_SCK, USART3_CK, CAN2_RX, DFSDM1_DATIN1, UART5_RX, FSMC_D13/DA13.
74 PB13 bidirectional 5 V tolerant I/O; TIM1_CH1N, I2CFMP1_SMBA, SPI2_SCK/I2S2_CK, SPI4_SCK, USART3_CTS, CAN2_TX, DFSDM1_CKIN1, UART5_TX.
75 PB14 bidirectional 5 V tolerant I/O with I2C FM+ option (FTf); TIM1_CH2N, TIM8_CH2N, I2CFMP1_SDA, SPI2_MISO, I2S2ext_SD, USART3_RTS, DFSDM1_DATIN2, TIM12_CH1, FSMC_D0/DA0, SDIO_D6.
76 PB15 bidirectional 5 V tolerant I/O with I2C FM+ option (FTf); RTC_REFIN, TIM1_CH3N, TIM8_CH3N, I2CFMP1_SCL, SPI2_MOSI/I2S2_SD, DFSDM1_CKIN2, TIM12_CH2, SDIO_CK.
77 PD8 bidirectional 5 V tolerant I/O; USART3_TX, FSMC_D13/DA13.
78 PD9 bidirectional 5 V tolerant I/O; USART3_RX, FSMC_D14/DA14.
79 PD10 bidirectional 5 V tolerant I/O; USART3_CK, UART4_TX (wrongly mapped here instead of PC10), FSMC_D15/DA15.
80 PD11 bidirectional 5 V tolerant I/O; DFSDM2_DATIN2, I2CFMP1_SMBA, USART3_CTS, QUADSPI_BK1_IO0, FSMC_A16.
81 PD12 bidirectional 5 V tolerant I/O with I2C FM+ option (FTf); TIM4_CH1, DFSDM2_CKIN2, I2CFMP1_SCL, USART3_RTS, QUADSPI_BK1_IO1, FSMC_A17.
82 PD13 bidirectional 5 V tolerant I/O with I2C FM+ option (FTf); TIM4_CH2, I2CFMP1_SDA, QUADSPI_BK1_IO3, FSMC_A18.
83 VSS power_in Ground supply pin.
84 VDD power_in Digital supply pin (1.7 V to 3.6 V application supply).
85 PD14 bidirectional 5 V tolerant I/O with I2C FM+ option (FTf); TIM4_CH3, I2CFMP1_SCL, DFSDM2_CKIN0, UART9_RX, FSMC_D0/DA0.
86 PD15 bidirectional 5 V tolerant I/O with I2C FM+ option (FTf); TIM4_CH4, I2CFMP1_SDA, DFSDM2_DATIN0, UART9_TX, FSMC_D1/DA1.
87 PG2 bidirectional 5 V tolerant I/O; alternate function FSMC_A12.
88 PG3 bidirectional 5 V tolerant I/O; alternate function FSMC_A13.
89 PG4 bidirectional 5 V tolerant I/O; alternate function FSMC_A14.
90 PG5 bidirectional 5 V tolerant I/O; alternate function FSMC_A15.
91 PG6 bidirectional 5 V tolerant I/O; alternate function QUADSPI_BK1_NCS.
92 PG7 bidirectional 5 V tolerant I/O; alternate function USART6_CK.
93 PG8 bidirectional 5 V tolerant I/O; alternate function USART6_RTS.
94 VSS power_in Ground supply pin.
95 VDDUSB power_in Independent USB OTG FS transceiver supply pin.
96 PC6 bidirectional 5 V tolerant I/O with I2C FM+ option (FTf); TIM3_CH1, TIM8_CH1, I2CFMP1_SCL, I2S2_MCK, DFSDM1_CKIN3, DFSDM2_DATIN6, USART6_TX, FSMC_D1/DA1, SDIO_D6.
97 PC7 bidirectional 5 V tolerant I/O with I2C FM+ option (FTf); TIM3_CH2, TIM8_CH2, I2CFMP1_SDA, SPI2_SCK/I2S2_CK, I2S3_MCK, DFSDM2_CKIN6, USART6_RX, DFSDM1_DATIN3, SDIO_D7.
98 PC8 bidirectional 5 V tolerant I/O; TIM3_CH3, TIM8_CH3, DFSDM2_CKIN3, USART6_CK, QUADSPI_BK1_IO2, SDIO_D0.
99 PC9 bidirectional 5 V tolerant I/O; MCO_2, TIM3_CH4, TIM8_CH4, I2C3_SDA, I2S2_CKIN, DFSDM2_DATIN3, QUADSPI_BK1_IO0, SDIO_D1.
100 PA8 bidirectional 5 V tolerant I/O; MCO_1, TIM1_CH1, I2C3_SCL, DFSDM1_CKOUT, USART1_CK, UART7_RX, USB_FS_SOF, CAN3_RX, SDIO_D1.
101 PA9 bidirectional 5 V tolerant I/O; TIM1_CH2, DFSDM2_CKIN3, I2C3_SMBA, SPI2_SCK/I2S2_CK, USART1_TX, USB_FS_VBUS, SDIO_D2.
102 PA10 bidirectional 5 V tolerant I/O; TIM1_CH3, DFSDM2_DATIN3, SPI2_MOSI/I2S2_SD, SPI5_MOSI/I2S5_SD, USART1_RX, USB_FS_ID.
103 PA11 bidirectional 5 V tolerant I/O; TIM1_CH4, DFSDM2_CKIN5, SPI2_NSS/I2S2_WS, SPI4_MISO, USART1_CTS, USART6_TX, CAN1_RX, USB_FS_DM, UART4_RX.
104 PA12 bidirectional 5 V tolerant I/O; TIM1_ETR, DFSDM2_DATIN5, SPI2_MISO, SPI5_MISO, USART1_RTS, USART6_RX, CAN1_TX, USB_FS_DP, UART4_TX.
105 PA13 bidirectional 5 V tolerant I/O; JTMS-SWDIO debug function after reset.
106 VCAP_2 passive Internal 1.2 V regulator output pin for an external capacitor (see VCAP_1/VCAP_2 operating conditions).
107 VSS power_in Ground supply pin.
108 VDD power_in Digital supply pin (1.7 V to 3.6 V application supply).
109 PA14 bidirectional 5 V tolerant I/O; JTCK-SWCLK debug function after reset.
110 PA15 bidirectional 5 V tolerant I/O; JTDI after reset, TIM2_CH1/ETR, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART1_TX, UART7_TX, SAI1_MCLK_A, CAN3_TX.
111 PC10 bidirectional 5 V tolerant I/O; DFSDM2_CKIN5, SPI3_SCK/I2S3_CK, USART3_TX, QUADSPI_BK1_IO1, SDIO_D2.
112 PC11 bidirectional 5 V tolerant I/O; DFSDM2_DATIN5, I2S3ext_SD, SPI3_MISO, USART3_RX, UART4_RX, QUADSPI_BK2_NCS, FSMC_D2/DA2, SDIO_D3.
113 PC12 bidirectional 5 V tolerant I/O; SPI3_MOSI/I2S3_SD, USART3_CK, UART5_TX, FSMC_D3/DA3, SDIO_CK.
114 PD0 bidirectional 5 V tolerant I/O; DFSDM2_CKIN6, CAN1_RX, UART4_RX, FSMC_D2/DA2.
115 PD1 bidirectional 5 V tolerant I/O; DFSDM2_DATIN6, CAN1_TX, UART4_TX, FSMC_D3/DA3.
116 PD2 bidirectional 5 V tolerant I/O; TIM3_ETR, DFSDM2_CKOUT, UART5_RX, FSMC_NWE, SDIO_CMD.
117 PD3 bidirectional 5 V tolerant I/O; TRACED1, SPI2_SCK/I2S2_CK, DFSDM1_DATIN0, USART2_CTS, QUADSPI_CLK, FSMC_CLK.
118 PD4 bidirectional 5 V tolerant I/O; DFSDM1_CKIN0, USART2_RTS, FSMC_NOE.
119 PD5 bidirectional 5 V tolerant I/O; DFSDM2_CKOUT, USART2_TX, FSMC_NWE.
120 VSS power_in Ground supply pin.
121 VDD power_in Digital supply pin (1.7 V to 3.6 V application supply).
122 PD6 bidirectional 5 V tolerant I/O; SPI3_MOSI/I2S3_SD, DFSDM1_DATIN1, USART2_RX, FSMC_NWAIT.
123 PD7 bidirectional 5 V tolerant I/O; DFSDM1_CKIN1, USART2_CK, FSMC_NE1.
124 PG9 bidirectional 5 V tolerant I/O; USART6_RX, QUADSPI_BK2_IO2, FSMC_NE2.
125 PG10 bidirectional 5 V tolerant I/O; alternate function FSMC_NE3.
126 PG11 bidirectional 5 V tolerant I/O; CAN2_RX, UART10_RX.
127 PG12 bidirectional 5 V tolerant I/O; USART6_RTS, CAN2_TX, UART10_TX, FSMC_NE4.
128 PG13 bidirectional 5 V tolerant I/O; TRACED2, USART6_CTS, FSMC_A24.
129 PG14 bidirectional 5 V tolerant I/O; TRACED3, USART6_TX, QUADSPI_BK2_IO3, FSMC_A25.
130 VSS power_in Ground supply pin.
131 VDD power_in Digital supply pin (1.7 V to 3.6 V application supply).
132 PG15 bidirectional 5 V tolerant I/O; alternate function USART6_CTS.
133 PB3 bidirectional 5 V tolerant I/O with I2C FM+ option (FTf); JTDO-SWO after reset, TIM2_CH2, I2CFMP1_SDA, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, USART1_RX, UART7_RX, I2C2_SDA, SAI1_SD_A, CAN3_RX.
134 PB4 bidirectional 5 V tolerant I/O; JTRST after reset, TIM3_CH1, SPI1_MISO, SPI3_MISO, I2S3ext_SD, UART7_TX, I2C3_SDA, SAI1_SCK_A, CAN3_TX, SDIO_D0.
135 PB5 bidirectional 5 V tolerant I/O; LPTIM1_IN1, TIM3_CH2, I2C1_SMBA, SPI1_MOSI/I2S1_SD, SPI3_MOSI/I2S3_SD, CAN2_RX, SAI1_FS_A, UART5_RX, SDIO_D3.
136 PB6 bidirectional 5 V tolerant I/O; LPTIM1_ETR, TIM4_CH1, I2C1_SCL, DFSDM2_CKIN7, USART1_TX, CAN2_TX, QUADSPI_BK1_NCS, UART5_TX, SDIO_D0.
137 PB7 bidirectional 5 V tolerant I/O; LPTIM1_IN2, TIM4_CH2, I2C1_SDA, DFSDM2_DATIN7, USART1_RX, FSMC_NL.
138 BOOT0 input Dedicated boot mode selection input pin; also VPP additional function.
139 PB8 bidirectional 5 V tolerant I/O; LPTIM1_OUT, TIM4_CH3, TIM10_CH1, I2C1_SCL, SPI5_MOSI/I2S5_SD, DFSDM2_CKIN1, CAN1_RX, I2C3_SDA, UART5_RX, SDIO_D4.
140 PB9 bidirectional 5 V tolerant I/O; TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, DFSDM2_DATIN1, CAN1_TX, I2C2_SDA, UART5_TX, SDIO_D5.
141 PE0 bidirectional 5 V tolerant I/O; TIM4_ETR, DFSDM2_CKIN4, UART8_Rx, FSMC_NBL0.
142 PE1 bidirectional 5 V tolerant I/O; DFSDM2_DATIN4, UART8_Tx, FSMC_NBL1.
143 PDR_ON input 5 V tolerant input that enables the internal power-down reset (internal reset ON/OFF control).
144 VDD power_in Digital supply pin (1.7 V to 3.6 V application supply).

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-144(20x20)
Category Embedded Processors & Controllers
Pins 144

CAD (KiCad official)

  • Symbol: STM32F413ZGT6
  • Footprint: Package_QFP:LQFP-144_20x20mm_P0.5mm
  • 3D model: LQFP-144(20x20) (KiCad packages3D, STEP)
  • 3D model files: stm32f413zgt6-etched.step / stm32f413zgt6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32f413zgt6.step / stm32f413zgt6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (208 pp, sha256 f6011311b70d14ef, retrieved 2026-10-03, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF