Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

STM32F411RCT6

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-64(10x10)

STM32F411RCT6 from STMicroelectronics, in a LQFP-64(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VBAT power_in Backup domain power supply voltage, 1.65 to 3.6 V.
2 PC13-ANTI_TAMP bidirectional GPIO with RTC tamper detection, amplitude tuning, and timestamp inputs.
3 PC14-OSC32_IN bidirectional 32 kHz oscillator input or GPIO pin.
4 PC15-OSC32_OUT bidirectional 32 kHz oscillator output or GPIO pin.
5 PH0-OSC_IN bidirectional High-speed oscillator input (4-26 MHz) or GPIO pin.
6 PH1-OSC_OUT bidirectional High-speed oscillator output (4-26 MHz) or GPIO pin.
7 NRST input System reset input with embedded pull-up resistor and Schmitt trigger.
8 PC0 bidirectional GPIO pin with ADC1 channel 10.
9 PC1 bidirectional GPIO pin with ADC1 channel 11.
10 PC2 bidirectional GPIO with ADC1 channel 12, SPI2 MISO/I2S2ext SD input.
11 PC3 bidirectional GPIO with ADC1 channel 13, SPI2 MOSI/I2S2 SD output.
12 VSSA power_in Analog ground, must be connected to VSS.
13 VREF+ power_in Positive ADC reference voltage, 1.7 to 3.6 V.
14 PA0-WKUP bidirectional Wakeup GPIO with ADC1 channel 0, TIM2/TIM5 input, USART2 CTS.
15 PA1 bidirectional GPIO with ADC1 channel 1, TIM2/TIM5, SPI4 MOSI/I2S4 SD, USART2 RTS.
16 PA2 bidirectional GPIO with ADC1 channel 2, TIM2/TIM5/TIM9, I2S2 CKIN, USART2 TX.
17 PA3 bidirectional GPIO with ADC1 channel 3, TIM2/TIM5/TIM9, I2S2 MCK, USART2 RX.
18 VSS power_in Ground.
19 VDD power_in Power supply voltage, 1.7 to 3.6 V.
20 PA4 bidirectional GPIO with ADC1 channel 4, SPI1/SPI3 NSS, USART2 CK.
21 PA5 bidirectional GPIO with ADC1 channel 5, TIM2 CH1/ETR, SPI1 SCK/I2S1 CK.
22 PA6 bidirectional GPIO with ADC1 channel 6, TIM1 BKIN, TIM3 CH1, SPI1 MISO, I2S2 MCK, SDIO CMD.
23 PA7 bidirectional GPIO with ADC1 channel 7, TIM1 CH1N, TIM3 CH2, SPI1 MOSI/I2S1 SD.
24 PC4 bidirectional GPIO pin with ADC1 channel 14.
25 PC5 bidirectional GPIO pin with ADC1 channel 15.
26 PB0 bidirectional GPIO with ADC1 channel 8, TIM1/TIM3 output, SPI5 SCK/I2S5 CK.
27 PB1 bidirectional GPIO with ADC1 channel 9, TIM1/TIM3 output, SPI5 NSS/I2S5 WS.
28 PB2 bidirectional GPIO pin with BOOT1 function.
29 PB10 bidirectional GPIO with TIM2 CH3, I2C2 SCL, SPI2/I2S2 CK, I2S3 MCK, SDIO D7.
30 VCAP_1 passive Voltage regulator capacitor pin, connect 2.2 to 4.7 µF ceramic capacitor.
31 VSS power_in Ground.
32 VDD power_in Power supply voltage, 1.7 to 3.6 V.
33 PB12 bidirectional GPIO with TIM1 BKIN, I2C2 SMBA, SPI2/SPI4/SPI3 NSS/SCK.
34 PB13 bidirectional GPIO with TIM1 CH1N, SPI2/SPI4 SCK/I2S4 CK.
35 PB14 bidirectional GPIO with TIM1 CH2N, SPI2 MISO, I2S2ext SD input, SDIO D6.
36 PB15 bidirectional GPIO with RTC 50 Hz, TIM1 CH3N, SPI2 MOSI/I2S2 SD, SDIO CK, RTC REFIN.
37 PC6 bidirectional GPIO with TIM3 CH1, I2S2 MCK, USART6 TX, SDIO D6.
38 PC7 bidirectional GPIO with TIM3 CH2, SPI2/I2S2 CK, I2S3 MCK, USART6 RX, SDIO D7.
39 PC8 bidirectional GPIO with TIM3 CH3, USART6 CK, SDIO D0.
40 PC9 bidirectional GPIO with MCO2 output, TIM3 CH4, I2C3 SDA, I2S2 CKIN, SDIO D1.
41 PA8 bidirectional GPIO with MCO1 output, TIM1 CH1, I2C3 SCL, USART1 CK, USB SOF, SDIO D1.
42 PA9 bidirectional GPIO with TIM1 CH2, I2C3 SMBA, USART1 TX, USB VBUS input, SDIO D2, OTG VBUS.
43 PA10 bidirectional GPIO with TIM1 CH3, SPI5 MOSI/I2S5 SD, USART1 RX, USB ID.
44 PA11 bidirectional GPIO with TIM1 CH4, SPI4 MISO, USART1 CTS, USART6 TX, USB DM.
45 PA12 bidirectional GPIO with TIM1 ETR, SPI5 MISO, USART1 RTS, USART6 RX, USB DP.
46 PA13 bidirectional JTAG TMS/SWD IO debug interface pin.
47 VSS power_in Ground.
48 VDD power_in Power supply voltage, 1.7 to 3.6 V.
49 PA14 bidirectional JTAG TCK/SWD CLK debug interface pin.
50 PA15 bidirectional JTAG TDI, TIM2 CH1/ETR, SPI1/SPI3 NSS, USART1 TX.
51 PC10 bidirectional GPIO with SPI3/I2S3 SCK/CK, SDIO D2.
52 PC11 bidirectional GPIO with I2S3ext SD input, SPI3 MISO, SDIO D3.
53 PC12 bidirectional GPIO with SPI3 MOSI/I2S3 SD, SDIO CK.
54 PD2 bidirectional GPIO with TIM3 ETR input, SDIO CMD.
55 PB3 bidirectional JTAG DO/SWD OUT, TIM2 CH2, SPI1/I2S1 SCK, SPI3/I2S3 SCK, USART1 RX, I2C2 SDA.
56 PB4 bidirectional JTAG TRST, TIM3 CH1, SPI1 MISO, SPI3 MISO, I2S3ext SD, I2C3 SDA, SDIO D0.
57 PB5 bidirectional GPIO with TIM3 CH2, I2C1 SMBA, SPI1/I2S1 MOSI, SPI3/I2S3 MOSI, SDIO D3.
58 PB6 bidirectional GPIO with TIM4 CH1, I2C1 SCL, USART1 TX.
59 PB7 bidirectional GPIO with TIM4 CH2, I2C1 SDA, USART1 RX, SDIO D0.
60 BOOT0 input Boot mode selection pin, determines boot source at reset, can be programmed as VPP for flash operations.
61 PB8 bidirectional GPIO with TIM4 CH3, TIM10 CH1, I2C1 SCL, SPI5 MOSI/I2S5 SD, I2C3 SDA, SDIO D4.
62 PB9 bidirectional GPIO with TIM4 CH4, TIM11 CH1, I2C1 SDA, SPI2/I2S2 NSS, I2C2 SDA, SDIO D5.
63 VSS power_in Ground.
64 VDD power_in Power supply voltage, 1.7 to 3.6 V.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-64(10x10)
Category Embedded Processors & Controllers
Pins 64

CAD (KiCad official)

  • Symbol: STM32F411RCT6
  • Footprint: Package_QFP:LQFP-64_10x10mm_P0.5mm
  • 3D model: LQFP-64(10x10) (KiCad packages3D, STEP)
  • 3D model files: stm32f411rct6-etched.step / stm32f411rct6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32f411rct6.step / stm32f411rct6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (149 pp, sha256 19c5df0b396382fa, retrieved 2026-09-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF