Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

STM32F410RBT6

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-64(10x10)

STM32F410RBT6 from STMicroelectronics, in a LQFP-64(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VBAT power_in Backup battery supply pin for RTC and 32 kHz oscillator, 1.65 to 3.6 V
2 PC13 bidirectional GPIO Port C pin 13, 5V tolerant, RTC_TAMP1/RTC_OUT/RTC_TS alternate function
3 PC14-OSC32_IN bidirectional GPIO Port C pin 14 or 32 kHz oscillator input, 5V tolerant
4 PC15-OSC32_OUT bidirectional GPIO Port C pin 15 or 32 kHz oscillator output, 5V tolerant
5 PH0-OSC_IN bidirectional GPIO Port H pin 0 or main oscillator input (4-26 MHz), 5V tolerant
6 PH1-OSC_OUT bidirectional GPIO Port H pin 1 or main oscillator output (4-26 MHz), 5V tolerant
7 NRST bidirectional Active-low reset pin with embedded weak pull-up, triggers device reset when pulled low
8 PC0 bidirectional GPIO Port C pin 0, 5V tolerant, LPTIM1_IN1 alternate function, ADC1_10 analog input
9 PC1 bidirectional GPIO Port C pin 1, 5V tolerant, LPTIM1_OUT alternate function, ADC1_11 analog input
10 PC2 bidirectional GPIO Port C pin 2, 5V tolerant, LPTIM1_IN2/SPI2_MISO alternate functions, ADC1_12 analog input
11 PC3 bidirectional GPIO Port C pin 3, 5V tolerant, LPTIM1_ETR/SPI2_MOSI/I2S2_SD alternate functions, ADC1_13 analog input
12 VSSA/VREF- power_in Analog ground and negative reference voltage for ADC, should be connected to VSS with decoupling
13 VDDA/VREF+ power_in Analog supply and positive reference voltage for ADC, 1.7 to 3.6 V, requires decoupling capacitor
14 PA0 bidirectional GPIO Port A pin 0, 5V tolerant, TIM5_CH1/USART2_CTS alternate functions, ADC1_0 analog input, WKUP1 wakeup
15 PA1 bidirectional GPIO Port A pin 1, 5V tolerant, TIM5_CH2/USART2_RTS alternate functions, ADC1_1 analog input
16 PA2 bidirectional GPIO Port A pin 2, 5V tolerant, TIM5_CH3/TIM9_CH1/USART2_TX alternate functions, ADC1_2 analog input
17 PA3 bidirectional GPIO Port A pin 3, 5V tolerant, TIM5_CH4/TIM9_CH2/USART2_RX alternate functions, ADC1_3 analog input
18 VSS power_in Ground connection for digital circuitry
19 VDD power_in Main power supply 1.7 to 3.6 V for core and I/Os
20 PA4 bidirectional GPIO Port A pin 4, 5V tolerant, SPI1_NSS/I2S1_WS/USART2_CK alternate functions, ADC1_4 analog input
21 PA5 bidirectional GPIO Port A pin 5, 3.3V tolerant, SPI1_SCK/I2S1_CK alternate function, ADC1_5 analog input, DAC_OUT1
22 PA6 bidirectional GPIO Port A pin 6, 5V tolerant, TIM1_BKIN/SPI1_MISO/I2S2_MCK alternate functions, ADC1_6 analog input
23 PA7 bidirectional GPIO Port A pin 7, 5V tolerant, TIM1_CH1N/SPI1_MOSI/I2S1_SD alternate functions, ADC1_7 analog input
24 PC4 bidirectional GPIO Port C pin 4, 5V tolerant, TIM9_CH1 alternate function, ADC1_14 analog input
25 PC5 bidirectional GPIO Port C pin 5, 5V tolerant, TIM9_CH2/I2C4_SMBA alternate functions, ADC1_15 analog input
26 PB0 bidirectional GPIO Port B pin 0, 5V tolerant, TIM1_CH2N/SPI5_SCK/I2S5_CK alternate functions, ADC1_8 analog input
27 PB1 bidirectional GPIO Port B pin 1, 3.3V tolerant, TIM1_CH3N/SPI5_NSS/I2S5_WS alternate functions, ADC1_9 analog input
28 PB2 bidirectional GPIO Port B pin 2, 5V tolerant, LPTIM1_OUT alternate function, BOOT1 additional function
29 PB10 bidirectional GPIO Port B pin 10, 5V tolerant, I2C2_SCL/SPI2_SCK/I2S2_CK/I2S1_MCK/I2C4_SCL alternate functions
30 VCAP_1 passive Internal voltage regulator output capacitor connection, requires external 100 nF capacitor
31 VSS power_in Ground connection for digital circuitry
32 VDD power_in Main power supply 1.7 to 3.6 V for core and I/Os
33 PB12 bidirectional GPIO Port B pin 12, 5V tolerant, TIM1_BKIN/TIM5_CH1/I2C2_SMBA/SPI2_NSS/I2S2_WS alternate functions
34 PB13 bidirectional GPIO Port B pin 13, 5V tolerant, TIM1_CH1N/I2C4_SMBA/SPI2_SCK/I2S2_CK alternate functions
35 PB14 bidirectional GPIO Port B pin 14, 5V tolerant, TIM1_CH2N/I2C4_SDA/SPI2_MISO alternate functions
36 PB15 bidirectional GPIO Port B pin 15, 5V tolerant, RTC_50Hz/TIM1_CH3N/I2C4_SCL/SPI2_MOSI/I2S2_SD alternate functions
37 PC6 bidirectional GPIO Port C pin 6, 5V tolerant, TRACECLK/I2C4_SCL/I2S2_MCK/USART6_TX alternate functions
38 PC7 bidirectional GPIO Port C pin 7, 5V tolerant, I2C4_SDA/SPI2_SCK/I2S2_CK/I2S1_MCK/USART6_RX alternate functions
39 PC8 bidirectional GPIO Port C pin 8, 5V tolerant, USART6_CK alternate function
40 PC9 bidirectional GPIO Port C pin 9, 5V tolerant, MCO_2/I2C4_SDA/I2S2_CKIN alternate functions
41 PA8 bidirectional GPIO Port A pin 8, 5V tolerant, MCO_1/TIM1_CH1/I2C4_SCL/USART1_CK alternate functions
42 PA9 bidirectional GPIO Port A pin 9, 5V tolerant, TIM1_CH2/USART1_TX alternate functions
43 PA10 bidirectional GPIO Port A pin 10, 5V tolerant, TIM1_CH3/SPI5_MOSI/I2S5_SD/USART1_RX alternate functions
44 PA11 bidirectional GPIO Port A pin 11, 5V tolerant, TIM1_CH4/USART1_CTS/USART6_TX alternate functions
45 PA12 bidirectional GPIO Port A pin 12, 5V tolerant, TIM1_ETR/SPI5_MISO/USART1_RTS/USART6_RX alternate functions
46 PA13 bidirectional GPIO Port A pin 13, 5V tolerant, JTMS-SWDIO debug interface pin for JTAG/SWD
47 VSS power_in Ground connection for digital circuitry
48 VDD power_in Main power supply 1.7 to 3.6 V for core and I/Os
49 PA14 bidirectional GPIO Port A pin 14, 5V tolerant, JTCK-SWCLK debug interface pin for JTAG/SWD
50 PA15 bidirectional GPIO Port A pin 15, 5V tolerant, JTDI/SPI1_NSS/I2S1_WS/USART1_TX alternate functions
51 PC10 bidirectional GPIO Port C pin 10, 5V tolerant, TRACED0/TIM5_CH2 alternate functions
52 PC11 bidirectional GPIO Port C pin 11, 5V tolerant, TRACED1/TIM5_CH3 alternate functions
53 PC12 bidirectional GPIO Port C pin 12, 5V tolerant, TRACED2/TIM11_CH1 alternate functions
54 PB11 bidirectional GPIO Port B pin 11, 5V tolerant, TRACED3/TIM5_CH4/I2C2_SDA/I2S2_CKIN alternate functions
55 PB3 bidirectional GPIO Port B pin 3, 5V tolerant, JTDO-SWO/I2C4_SDA/SPI1_SCK/I2S1_CK/USART1_RX/I2C2_SDA alternate functions
56 PB4 bidirectional GPIO Port B pin 4, 5V tolerant, JTRST/SPI1_MISO alternate functions
57 PB5 bidirectional GPIO Port B pin 5, 5V tolerant, LPTIM1_IN1/I2C1_SMBA/SPI1_MOSI/I2S1_SD alternate functions
58 PB6 bidirectional GPIO Port B pin 6, 5V tolerant, LPTIM1_ETR/I2C1_SCL/USART1_TX alternate functions
59 PB7 bidirectional GPIO Port B pin 7, 5V tolerant, LPTIM1_IN2/I2C1_SDA/USART1_RX alternate functions
60 BOOT0 input Boot mode selection pin, determines boot from Flash, system memory, or SRAM on reset
61 PB8 bidirectional GPIO Port B pin 8, 5V tolerant, LPTIM1_OUT/I2C1_SCL/SPI5_MOSI/I2S5_SD alternate functions
62 PB9 bidirectional GPIO Port B pin 9, 5V tolerant, TIM11_CH1/I2C1_SDA/SPI2_NSS/I2S2_WS/I2C2_SDA alternate functions
63 VSS power_in Ground connection for digital circuitry
64 VDD power_in Main power supply 1.7 to 3.6 V for core and I/Os

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-64(10x10)
Category Embedded Processors & Controllers
Pins 64

CAD (KiCad official)

  • Symbol: STM32F410RBT6
  • Footprint: Package_QFP:LQFP-64_10x10mm_P0.5mm
  • 3D model: LQFP-64(10x10) (KiCad packages3D, STEP)
  • 3D model files: stm32f410rbt6-etched.step / stm32f410rbt6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32f410rbt6.step / stm32f410rbt6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (142 pp, sha256 ad101374704eb724, retrieved 2026-10-07, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF