component
STM32F410C8U6TR
Public Made by Adomby adom
STMicroelectronics Microcontrollers (MCU/MPU/SOC), UFQFPN-48(7x7). Pinout checked against ST's open pin data, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+85@@ -0,0 +1,85 @@+# STM32F410C8U6TR++**STMicroelectronics** · Microcontrollers (MCU/MPU/SOC) · UFQFPN-48(7x7)++STM32F410C8U6TR from STMicroelectronics, in a UFQFPN-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | VBAT | power_in | Power supply for the RTC, the external 32 kHz oscillator and the backup registers through the power switch when VDD is not present, 1.65 to 3.6 V. |+| 2 | PC13 | bidirectional | Supplied through the power switch, which sinks at most 3 mA, so it must not exceed 2 MHz at 30 pF max load or be used as a current source; alternates RTC_TAMP1, RTC_OUT, RTC_TS and EVENTOUT. |+| 3 | PC14-OSC32_IN | bidirectional | Power-switch supplied GPIO with the same 2 MHz / 30 pF and no current-source limits as PC13, 5 V tolerant except in oscillator mode, also used as OSC32_IN for the 32 kHz oscillator. |+| 4 | PC15-OSC32_OUT | bidirectional | Power-switch supplied GPIO with the same 2 MHz / 30 pF and no current-source limits as PC13, 5 V tolerant except in oscillator mode, also used as OSC32_OUT for the 32 kHz oscillator. |+| 5 | PH0-OSC_IN | bidirectional | 5 V tolerant I/O except in oscillator mode, used as the OSC_IN input of the external 4-26 MHz oscillator, with EVENTOUT as an alternate function. |+| 6 | PH1-OSC_OUT | bidirectional | 5 V tolerant I/O except in oscillator mode, used as the OSC_OUT output of the external 4-26 MHz oscillator, with EVENTOUT as an alternate function. |+| 7 | NRST | bidirectional | Reset pin with an embedded weak pull-up resistor. |+| 8 | VSSA/VREF- | power_in | Analog ground for the ADC, reset blocks, RC oscillators and PLL, to be connected to VSS with decoupling. |+| 9 | VDDA/VREF+ | power_in | Analog supply 1.7 to 3.6 V for the ADC, reset blocks, RC oscillators and PLL, to be connected to VDD with decoupling. |+| 10 | PA0 | bidirectional | 5 V tolerant I/O with alternate functions TIM5_CH1, USART2_CTS and EVENTOUT, and additional functions ADC1_0 and WKUP1. |+| 11 | PA1 | bidirectional | 5 V tolerant I/O with alternate functions TIM5_CH2, USART2_RTS and EVENTOUT, and additional function ADC1_1. |+| 12 | PA2 | bidirectional | 5 V tolerant I/O with alternate functions TIM5_CH3, TIM9_CH1, I2S2_CKIN, USART2_TX and EVENTOUT, and additional function ADC1_2. |+| 13 | PA3 | bidirectional | 5 V tolerant I/O with alternate functions TIM5_CH4, TIM9_CH2, I2S2_MCK, USART2_RX and EVENTOUT, and additional function ADC1_3. |+| 14 | PA4 | bidirectional | 5 V tolerant I/O with alternate functions SPI1_NSS/I2S1_WS, USART2_CK and EVENTOUT, and additional function ADC1_4. |+| 15 | PA5 | bidirectional | Standard 3.3 V I/O (TC, not 5 V tolerant) with alternate functions SPI1_SCK/I2S1_CK and EVENTOUT, and additional functions ADC1_5 and DAC_OUT1. |+| 16 | PA6 | bidirectional | 5 V tolerant I/O with alternate functions TIM1_BKIN, SPI1_MISO, I2S2_MCK and EVENTOUT, and additional function ADC1_6. |+| 17 | PA7 | bidirectional | 5 V tolerant I/O with alternate functions TIM1_CH1N, SPI1_MOSI/I2S1_SD and EVENTOUT, and additional function ADC1_7. |+| 18 | PB0 | bidirectional | 5 V tolerant I/O with alternate functions TIM1_CH2N, SPI5_SCK/I2S5_CK and EVENTOUT, and additional function ADC1_8. |+| 19 | PB1 | bidirectional | Standard 3.3 V I/O (TC, not 5 V tolerant) with alternate functions TIM1_CH3N, SPI5_NSS/I2S5_WS and EVENTOUT, and additional function ADC1_9. |+| 20 | PB2 | bidirectional | 5 V tolerant I/O with alternate function LPTIM1_OUT and EVENTOUT, and BOOT1 as an additional function. |+| 21 | PB10 | bidirectional | 5 V tolerant I/O with alternate functions I2C2_SCL, SPI2_SCK/I2S2_CK, I2S1_MCK, I2C4_SCL and EVENTOUT. |+| 22 | VCAP_1 | passive | Connection to the internal voltage regulator that requires an external capacitor as specified in the VCAP_1 operating conditions (Table 17). |+| 23 | VSS | power_in | Ground. |+| 24 | VDD | power_in | Digital supply for the I/Os, 1.7 to 3.6 V. |+| 25 | PB12 | bidirectional | 5 V tolerant I/O with alternate functions TIM1_BKIN, TIM5_CH1, I2C2_SMBA, SPI2_NSS/I2S2_WS and EVENTOUT. |+| 26 | PB13 | bidirectional | 5 V tolerant I/O with alternate functions TIM1_CH1N, I2C4_SMBA, SPI2_SCK/I2S2_CK and EVENTOUT. |+| 27 | PB14 | bidirectional | 5 V tolerant I/O with alternate functions TIM1_CH2N, I2C4_SDA, SPI2_MISO and EVENTOUT. |+| 28 | PB15 | bidirectional | 5 V tolerant I/O with alternate functions RTC_50Hz, TIM1_CH3N, I2C4_SCL, SPI2_MOSI/I2S2_SD and EVENTOUT. |+| 29 | PA8 | bidirectional | 5 V tolerant I/O with alternate functions MCO_1, TIM1_CH1, I2C4_SCL, USART1_CK and EVENTOUT. |+| 30 | PA9 | bidirectional | 5 V tolerant I/O with alternate functions TIM1_CH2, USART1_TX and EVENTOUT. |+| 31 | PA10 | bidirectional | 5 V tolerant I/O with alternate functions TIM1_CH3, SPI5_MOSI/I2S5_SD, USART1_RX and EVENTOUT. |+| 32 | PA11 | bidirectional | 5 V tolerant I/O with alternate functions TIM1_CH4, USART1_CTS, USART6_TX and EVENTOUT. |+| 33 | PA12 | bidirectional | 5 V tolerant I/O with alternate functions TIM1_ETR, SPI5_MISO, USART1_RTS, USART6_RX and EVENTOUT. |+| 34 | PA13 | bidirectional | 5 V tolerant I/O with alternate functions JTMS-SWDIO and EVENTOUT. |+| 35 | VSS | power_in | Ground. |+| 36 | VDD | power_in | Digital supply for the I/Os, 1.7 to 3.6 V. |+| 37 | PA14 | bidirectional | 5 V tolerant I/O with alternate functions JTCK-SWCLK and EVENTOUT. |+| 38 | PA15 | bidirectional | 5 V tolerant I/O with alternate functions JTDI, SPI1_NSS/I2S1_WS, USART1_TX and EVENTOUT. |+| 39 | PB3 | bidirectional | 5 V tolerant I/O with alternate functions JTDO-SWO, I2C4_SDA, SPI1_SCK/I2S1_CK, USART1_RX, I2C2_SDA and EVENTOUT. |+| 40 | PB4 | bidirectional | 5 V tolerant I/O with alternate functions JTRST, SPI1_MISO and EVENTOUT. |+| 41 | PB5 | bidirectional | 5 V tolerant I/O with alternate functions LPTIM1_IN1, I2C1_SMBA, SPI1_MOSI/I2S1_SD and EVENTOUT. |+| 42 | PB6 | bidirectional | 5 V tolerant I/O with alternate functions LPTIM1_ETR, I2C1_SCL, USART1_TX and EVENTOUT. |+| 43 | PB7 | bidirectional | 5 V tolerant I/O with alternate functions LPTIM1_IN2, I2C1_SDA, USART1_RX and EVENTOUT. |+| 44 | BOOT0 | input | Dedicated BOOT0 pin that is sampled at startup, together with BOOT1, to select boot from user Flash, system memory or embedded SRAM. |+| 45 | PB8 | bidirectional | 5 V tolerant I/O with alternate functions LPTIM1_OUT, I2C1_SCL, SPI5_MOSI/I2S5_SD and EVENTOUT. |+| 46 | PB9 | bidirectional | 5 V tolerant I/O with alternate functions TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, I2C2_SDA and EVENTOUT. |+| 47 | VSS | power_in | Ground. |+| 48 | VDD | power_in | Digital supply for the I/Os, 1.7 to 3.6 V. |+| 49 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | STMicroelectronics |+| Package | UFQFPN-48(7x7) |+| Category | Embedded Processors & Controllers |+| Pins | 49 |++## CAD (KiCad official)++- Symbol: `STM32F410C8U6TR`+- Footprint: `Package_DFN_QFN:QFN-48-1EP_7x7mm_P0.5mm_EP5.15x5.15mm`+- 3D model: UFQFPN-48(7x7) (KiCad packages3D, STEP)+- 3D model files: `stm32f410c8u6tr-etched.step` / `stm32f410c8u6tr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `stm32f410c8u6tr.step` / `stm32f410c8u6tr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [STMicroelectronics datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588941696687726592) (143 pp, sha256 `8d6d318eb4b129f7`, retrieved 2026-10-08, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/stm32f410c8u6tr-datasheet.pdf)
page.jsonadded+446@@ -0,0 +1,446 @@+{+ "slug": "stm32f410c8u6tr",+ "version": "0.1.0",+ "type": "component",+ "description": "STMicroelectronics Microcontrollers (MCU/MPU/SOC), UFQFPN-48(7x7). Pinout checked against ST's open pin data, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "embedded processors & controllers",+ "stm32f410c8u6tr",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "stm32f410c8u6tr.kicad_sym",+ "stm32f410c8u6tr.kicad_mod",+ "stm32f410c8u6tr.glb",+ "stm32f410c8u6tr.step",+ "stm32f410c8u6tr.lbr",+ "docs/hero.png",+ "docs/stm32f410c8u6tr-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "stm32f410c8u6tr-hero.glb",+ "stm32f410c8u6tr-hero.overlay.json"+ ],+ "component": {+ "mpn": "STM32F410C8U6TR",+ "manufacturer": "STMicroelectronics",+ "package": "UFQFPN-48(7x7)",+ "pin_count": 49,+ "category": "Embedded Processors & Controllers",+ "subcategory": "Microcontrollers (MCU/MPU/SOC)",+ "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588941696687726592",+ "parts": {+ "symbol": "stm32f410c8u6tr.kicad_sym",+ "footprint": "stm32f410c8u6tr.kicad_mod",+ "model_3d": "stm32f410c8u6tr-hero.glb",+ "model_3d_plain": "stm32f410c8u6tr.glb",+ "model_3d_step": "stm32f410c8u6tr-etched.step",+ "model_3d_step_plain": "stm32f410c8u6tr.step",+ "lbr": "stm32f410c8u6tr.lbr"+ },+ "distributor_links": {+ "lcsc": "C2055276",+ "digikey": "497-STM32F410C8U6TR-ND",+ "mouser": "511-STM32F410C8U6TR"+ },+ "distributor_check": {+ "checked_at": "2026-10-08T01:30:54Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "497-STM32F410C8U6TR-ND",+ "status": "found"+ },+ "mouser": {+ "pn": "511-STM32F410C8U6TR",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "VBAT",+ "type": "power_in",+ "description": "Power supply for the RTC, the external 32 kHz oscillator and the backup registers through the power switch when VDD is not present, 1.65 to 3.6 V."+ },+ {+ "number": "2",+ "name": "PC13",+ "type": "bidirectional",+ "description": "Supplied through the power switch, which sinks at most 3 mA, so it must not exceed 2 MHz at 30 pF max load or be used as a current source; alternates RTC_TAMP1, RTC_OUT, RTC_TS and EVENTOUT."+ },+ {+ "number": "3",+ "name": "PC14-OSC32_IN",+ "type": "bidirectional",+ "description": "Power-switch supplied GPIO with the same 2 MHz / 30 pF and no current-source limits as PC13, 5 V tolerant except in oscillator mode, also used as OSC32_IN for the 32 kHz oscillator."+ },+ {+ "number": "4",+ "name": "PC15-OSC32_OUT",+ "type": "bidirectional",+ "description": "Power-switch supplied GPIO with the same 2 MHz / 30 pF and no current-source limits as PC13, 5 V tolerant except in oscillator mode, also used as OSC32_OUT for the 32 kHz oscillator."+ },+ {+ "number": "5",+ "name": "PH0-OSC_IN",+ "type": "bidirectional",+ "description": "5 V tolerant I/O except in oscillator mode, used as the OSC_IN input of the external 4-26 MHz oscillator, with EVENTOUT as an alternate function."+ },+ {+ "number": "6",+ "name": "PH1-OSC_OUT",+ "type": "bidirectional",+ "description": "5 V tolerant I/O except in oscillator mode, used as the OSC_OUT output of the external 4-26 MHz oscillator, with EVENTOUT as an alternate function."+ },+ {+ "number": "7",+ "name": "NRST",+ "type": "bidirectional",+ "description": "Reset pin with an embedded weak pull-up resistor."+ },+ {+ "number": "8",+ "name": "VSSA/VREF-",+ "type": "power_in",+ "description": "Analog ground for the ADC, reset blocks, RC oscillators and PLL, to be connected to VSS with decoupling."+ },+ {+ "number": "9",+ "name": "VDDA/VREF+",+ "type": "power_in",+ "description": "Analog supply 1.7 to 3.6 V for the ADC, reset blocks, RC oscillators and PLL, to be connected to VDD with decoupling."+ },+ {+ "number": "10",+ "name": "PA0",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions TIM5_CH1, USART2_CTS and EVENTOUT, and additional functions ADC1_0 and WKUP1."+ },+ {+ "number": "11",+ "name": "PA1",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions TIM5_CH2, USART2_RTS and EVENTOUT, and additional function ADC1_1."+ },+ {+ "number": "12",+ "name": "PA2",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions TIM5_CH3, TIM9_CH1, I2S2_CKIN, USART2_TX and EVENTOUT, and additional function ADC1_2."+ },+ {+ "number": "13",+ "name": "PA3",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions TIM5_CH4, TIM9_CH2, I2S2_MCK, USART2_RX and EVENTOUT, and additional function ADC1_3."+ },+ {+ "number": "14",+ "name": "PA4",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions SPI1_NSS/I2S1_WS, USART2_CK and EVENTOUT, and additional function ADC1_4."+ },+ {+ "number": "15",+ "name": "PA5",+ "type": "bidirectional",+ "description": "Standard 3.3 V I/O (TC, not 5 V tolerant) with alternate functions SPI1_SCK/I2S1_CK and EVENTOUT, and additional functions ADC1_5 and DAC_OUT1."+ },+ {+ "number": "16",+ "name": "PA6",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions TIM1_BKIN, SPI1_MISO, I2S2_MCK and EVENTOUT, and additional function ADC1_6."+ },+ {+ "number": "17",+ "name": "PA7",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions TIM1_CH1N, SPI1_MOSI/I2S1_SD and EVENTOUT, and additional function ADC1_7."+ },+ {+ "number": "18",+ "name": "PB0",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions TIM1_CH2N, SPI5_SCK/I2S5_CK and EVENTOUT, and additional function ADC1_8."+ },+ {+ "number": "19",+ "name": "PB1",+ "type": "bidirectional",+ "description": "Standard 3.3 V I/O (TC, not 5 V tolerant) with alternate functions TIM1_CH3N, SPI5_NSS/I2S5_WS and EVENTOUT, and additional function ADC1_9."+ },+ {+ "number": "20",+ "name": "PB2",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate function LPTIM1_OUT and EVENTOUT, and BOOT1 as an additional function."+ },+ {+ "number": "21",+ "name": "PB10",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions I2C2_SCL, SPI2_SCK/I2S2_CK, I2S1_MCK, I2C4_SCL and EVENTOUT."+ },+ {+ "number": "22",+ "name": "VCAP_1",+ "type": "passive",+ "description": "Connection to the internal voltage regulator that requires an external capacitor as specified in the VCAP_1 operating conditions (Table 17)."+ },+ {+ "number": "23",+ "name": "VSS",+ "type": "power_in",+ "description": "Ground."+ },+ {+ "number": "24",+ "name": "VDD",+ "type": "power_in",+ "description": "Digital supply for the I/Os, 1.7 to 3.6 V."+ },+ {+ "number": "25",+ "name": "PB12",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions TIM1_BKIN, TIM5_CH1, I2C2_SMBA, SPI2_NSS/I2S2_WS and EVENTOUT."+ },+ {+ "number": "26",+ "name": "PB13",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions TIM1_CH1N, I2C4_SMBA, SPI2_SCK/I2S2_CK and EVENTOUT."+ },+ {+ "number": "27",+ "name": "PB14",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions TIM1_CH2N, I2C4_SDA, SPI2_MISO and EVENTOUT."+ },+ {+ "number": "28",+ "name": "PB15",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions RTC_50Hz, TIM1_CH3N, I2C4_SCL, SPI2_MOSI/I2S2_SD and EVENTOUT."+ },+ {+ "number": "29",+ "name": "PA8",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions MCO_1, TIM1_CH1, I2C4_SCL, USART1_CK and EVENTOUT."+ },+ {+ "number": "30",+ "name": "PA9",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions TIM1_CH2, USART1_TX and EVENTOUT."+ },+ {+ "number": "31",+ "name": "PA10",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions TIM1_CH3, SPI5_MOSI/I2S5_SD, USART1_RX and EVENTOUT."+ },+ {+ "number": "32",+ "name": "PA11",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions TIM1_CH4, USART1_CTS, USART6_TX and EVENTOUT."+ },+ {+ "number": "33",+ "name": "PA12",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions TIM1_ETR, SPI5_MISO, USART1_RTS, USART6_RX and EVENTOUT."+ },+ {+ "number": "34",+ "name": "PA13",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions JTMS-SWDIO and EVENTOUT."+ },+ {+ "number": "35",+ "name": "VSS",+ "type": "power_in",+ "description": "Ground."+ },+ {+ "number": "36",+ "name": "VDD",+ "type": "power_in",+ "description": "Digital supply for the I/Os, 1.7 to 3.6 V."+ },+ {+ "number": "37",+ "name": "PA14",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions JTCK-SWCLK and EVENTOUT."+ },+ {+ "number": "38",+ "name": "PA15",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions JTDI, SPI1_NSS/I2S1_WS, USART1_TX and EVENTOUT."+ },+ {+ "number": "39",+ "name": "PB3",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions JTDO-SWO, I2C4_SDA, SPI1_SCK/I2S1_CK, USART1_RX, I2C2_SDA and EVENTOUT."+ },+ {+ "number": "40",+ "name": "PB4",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions JTRST, SPI1_MISO and EVENTOUT."+ },+ {+ "number": "41",+ "name": "PB5",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions LPTIM1_IN1, I2C1_SMBA, SPI1_MOSI/I2S1_SD and EVENTOUT."+ },+ {+ "number": "42",+ "name": "PB6",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions LPTIM1_ETR, I2C1_SCL, USART1_TX and EVENTOUT."+ },+ {+ "number": "43",+ "name": "PB7",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions LPTIM1_IN2, I2C1_SDA, USART1_RX and EVENTOUT."+ },+ {+ "number": "44",+ "name": "BOOT0",+ "type": "input",+ "description": "Dedicated BOOT0 pin that is sampled at startup, together with BOOT1, to select boot from user Flash, system memory or embedded SRAM."+ },+ {+ "number": "45",+ "name": "PB8",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions LPTIM1_OUT, I2C1_SCL, SPI5_MOSI/I2S5_SD and EVENTOUT."+ },+ {+ "number": "46",+ "name": "PB9",+ "type": "bidirectional",+ "description": "5 V tolerant I/O with alternate functions TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, I2C2_SDA and EVENTOUT."+ },+ {+ "number": "47",+ "name": "VSS",+ "type": "power_in",+ "description": "Ground."+ },+ {+ "number": "48",+ "name": "VDD",+ "type": "power_in",+ "description": "Digital supply for the I/Os, 1.7 to 3.6 V."+ },+ {+ "number": "49",+ "name": "EP",+ "type": "passive",+ "description": "Exposed pad (from the footprint; not named in the datasheet pin table)."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-haiku-5-5",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: MPN decode: STM32F410C8U6TR = U (UFQFPN package) + C (48 pins) + 8 (64 Kbytes Flash) + 6 (-40 to 85 ; Pin numbers were taken from the UFQFPN48 column of Table 9 (pin definitions) because the Figure 7 UF; VCAP_1 (pin 22) is marked only as supply type S in Table 9; its external capacitor value is given in",+ "exposed pad 49 added from the footprint"+ ],+ "pages_sent": 51,+ "cost_usd": 0.2422,+ "at": "2026-10-08T01:30:34"+ },+ "datasheet": {+ "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588941696687726592",+ "pages": 143,+ "sha256": "8d6d318eb4b129f7",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 49,+ "described": 49,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ },+ "models_3d": [+ {+ "file": "stm32f410c8u6tr.step",+ "role": "plain",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 7,+ 7,+ 0.77+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "f2b38b0b4bf967c77e683e8d4599608b9f0503055ec535b93c4ebb5d0163e916",+ "checked": "2026-10-08",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ },+ {+ "file": "stm32f410c8u6tr-etched.step",+ "role": "eda",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 7,+ 7,+ 0.77+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "7e5a1341ad357edbf2e251697cc3b8cb212c8acf72f9294a27178bd997de4d10",+ "checked": "2026-10-08",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ }+ ]+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}