component
STM32F373CBT6
Public Made by Adomby adom
STMicroelectronics Microcontrollers (MCU/MPU/SOC), LQFP-48(7x7). Pinout checked against ST's open pin data, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownSTM32F373CBT6
STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-48(7x7)
STM32F373CBT6 from STMicroelectronics, in a LQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VBAT | power_in | Backup power supply for RTC, external 32.768 kHz oscillator and backup registers when VDD is not present, voltage range 1.65 to 3.6 V. |
| 2 | PC13 | bidirectional | Standard 3.3 V GPIO (TC) supplied through the backup power switch (limited to 3 mA sink); alternate/additional functions WKUP2, ALARM_OUT, CALIB_OUT, TIMESTAMP, RTC_TAMPER1. |
| 3 | PC14-OSC32_IN | bidirectional | Standard 3.3 V GPIO (TC) or low-speed external 32.768 kHz crystal oscillator input (OSC32_IN). |
| 4 | PC15-OSC32_OUT | bidirectional | Standard 3.3 V GPIO (TC) or low-speed external 32.768 kHz crystal oscillator output (OSC32_OUT). |
| 5 | PF0-OSC_IN | bidirectional | 5 V tolerant, FM+ capable GPIO (FTf) with alternate function I2C2_SDA, or high-speed external 4-32 MHz oscillator input (OSC_IN). |
| 6 | PF1-OSC_OUT | bidirectional | 5 V tolerant, FM+ capable GPIO (FTf) with alternate function I2C2_SCL, or high-speed external oscillator output (OSC_OUT). |
| 7 | NRST | bidirectional | Bidirectional reset pin with embedded weak pull-up resistor; active-low device reset input / internal reset output. |
| 8 | VSSA/VREF- | power_in | Analog ground and negative reference voltage for the 12-bit ADC, comparators and DAC. |
| 9 | VDDA/VREF+ | power_in | Analog power supply and positive reference voltage for ADC, COMP and DAC, 2.0 to 3.6 V (min 2.4 V when ADC/DAC used, must be >= VDD). |
| 10 | PA0 | bidirectional | ADC-capable 3.3 V GPIO (TTa); alt. functions USART2_CTS, TIM2_CH1_ETR, TIM5_CH1_ETR, TIM19_CH1, TSC_G1_IO1, COMP1_OUT; additional RTC_TAMPER2, WKUP1, ADC_IN0, COMP1_INM. |
| 11 | PA1 | bidirectional | ADC-capable GPIO (TTa); alt. functions SPI3_SCK/I2S3_CK, USART2_RTS, TIM2_CH2, TIM15_CH1N, TIM5_CH2, TIM19_CH2, TSC_G1_IO2, RTC_REFIN; additional ADC_IN1, COMP1_INP. |
| 12 | PA2 | bidirectional | ADC-capable GPIO (TTa); alt. functions COMP2_OUT, SPI3_MISO/I2S3_MCK, USART2_TX, TIM2_CH3, TIM15_CH1, TIM5_CH3, TIM19_CH3, TSC_G1_IO3; additional ADC_IN2, COMP2_INM. |
| 13 | PA3 | bidirectional | ADC-capable GPIO (TTa); alt. functions SPI3_MOSI/I2S3_SD, USART2_RX, TIM2_CH4, TIM15_CH2, TIM5_CH4, TIM19_CH4, TSC_G1_IO4; additional ADC_IN3, COMP2_INP. |
| 14 | PA4 | bidirectional | ADC-capable GPIO (TTa); alt. functions SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, TIM3_CH2, TIM12_CH1, TSC_G2_IO1; additional ADC_IN4, DAC1_OUT1. |
| 15 | PA5 | bidirectional | ADC-capable GPIO (TTa); alt. functions SPI1_SCK/I2S1_CK, CEC, TIM2_CH1_ETR, TIM14_CH1, TIM12_CH2, TSC_G2_IO2; additional ADC_IN5, DAC1_OUT2. |
| 16 | PA6 | bidirectional | ADC-capable GPIO (TTa); alt. functions SPI1_MISO/I2S1_MCK, COMP1_OUT, TIM3_CH1, TIM13_CH1, TIM16_CH1, TSC_G2_IO3; additional ADC_IN6, DAC2_OUT1. |
| 17 | VDD_2 | power_in | Digital power supply, 2.0 to 3.6 V. |
| 18 | PB0 | bidirectional | ADC-capable GPIO (TTa); alt. functions SPI1_MOSI/I2S1_SD, TIM3_CH3, TSC_G3_IO3, TIM3_CH2; additional ADC_IN8, SDADC1_AIN6P. |
| 19 | PB1 | bidirectional | ADC-capable GPIO (TTa); alt. functions TIM3_CH4, TSC_G3_IO4; additional ADC_IN9, SDADC1_AIN5P, SDADC1_AIN6M. |
| 20 | PB2 | bidirectional | Standard 3.3 V GPIO (TC) powered from VDDSD12; additional SDADC1_AIN4P, SDADC2_AIN6P analog input functions. |
| 21 | PE8 | bidirectional | Standard 3.3 V GPIO (TC) powered from VDDSD12; additional SDADC1_AIN8P, SDADC2_AIN8P analog input functions. |
| 22 | PE9 | bidirectional | Standard 3.3 V GPIO (TC) powered from VDDSD12; additional SDADC1_AIN7P, SDADC1_AIN8M, SDADC2_AIN7P, SDADC2_AIN8M analog input functions. |
| 23 | VSSSD/VREFSD- | power_in | Ground for SDADC1, SDADC2, SDADC3 and external negative reference voltage input for the SDADCs (also negative single-ended input reference). |
| 24 | VDDSD | power_in | Power supply for SDADC1, SDADC2 and SDADC3, 2.0 to 3.6 V (2.2 V min when SDADC used), must be <= VDDA. |
| 25 | VREFSD+ | power_in | External positive reference voltage input for SDADC1, SDADC2 and SDADC3. |
| 26 | PB14 | bidirectional | Standard 3.3 V GPIO (TC) powered from VDDSD3; alt. functions SPI2_MISO/I2S2_MCK, USART3_RTS, TIM15_CH1, TIM12_CH1, TSC_G6_IO1; additional SDADC3_AIN8P. |
| 27 | PB15 | bidirectional | Standard 3.3 V GPIO (TC) powered from VDDSD3; alt. functions SPI2_MOSI/I2S2_SD, TIM15_CH1N, TIM15_CH2, TIM12_CH2, TSC_G6_IO2, RTC_REFIN; additional SDADC3_AIN7P, SDADC3_AIN8M. |
| 28 | PD8 | bidirectional | Standard 3.3 V GPIO (TC) powered from VDDSD3; alt. functions SPI2_SCK/I2S2_CK, USART3_TX, TSC_G6_IO3; additional SDADC3_AIN6P. |
| 29 | PA8 | bidirectional | 5 V tolerant GPIO (FT); alt. functions SPI2_SCK/I2S2_CK, I2C2_SMBA, USART1_CK, TIM4_ETR, TIM5_CH1_ETR, MCO (microcontroller clock output). |
| 30 | PA9 | bidirectional | 5 V tolerant, FM+ capable GPIO (FTf); alt. functions SPI2_MISO/I2S2_MCK, I2C2_SCL, USART1_TX, TIM2_CH3, TIM15_BKIN, TIM13_CH1, TSC_G4_IO1. |
| 31 | PA10 | bidirectional | 5 V tolerant, FM+ capable GPIO (FTf); alt. functions SPI2_MOSI/I2S2_SD, I2C2_SDA, USART1_RX, TIM2_CH4, TIM17_BKIN, TIM14_CH1, TSC_G4_IO2. |
| 32 | PA11 | bidirectional | 5 V tolerant GPIO (FT); alt. functions SPI2_NSS/I2S2_WS, SPI1_NSS/I2S1_WS, USART1_CTS, CAN_RX, TIM4_CH1, USB_DM, TIM5_CH2, COMP1_OUT. |
| 33 | PA12 | bidirectional | 5 V tolerant GPIO (FT); alt. functions SPI1_SCK/I2S1_CK, USART1_RTS, CAN_TX, USB_DP, TIM16_CH1, TIM4_CH2, TIM5_CH3, COMP2_OUT. |
| 34 | PA13 | bidirectional | 5 V tolerant GPIO (FT); alt. functions SPI1_MISO/I2S1_MCK, USART3_CTS, IR_OUT, TIM16_CH1N, TIM4_CH3, TIM5_CH4, TSC_G4_IO3, SWDIO-JTMS debug function. |
| 35 | PF6 | bidirectional | 5 V tolerant, FM+ capable GPIO (FTf); alt. functions SPI1_MOSI/I2S1_SD, USART3_RTS, TIM4_CH4, I2C2_SCL. |
| 36 | PF7 | bidirectional | 5 V tolerant, FM+ capable GPIO (FTf); alt. functions I2C2_SDA, USART2_CK. |
| 37 | PA14 | bidirectional | 5 V tolerant, FM+ capable GPIO (FTf); alt. functions I2C1_SDA, TIM12_CH1, TSC_G4_IO4, SWCLK-JTCK debug function. |
| 38 | PA15 | bidirectional | 5 V tolerant, FM+ capable GPIO (FTf); alt. functions SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, I2C1_SCL, TIM2_CH1_ETR, TIM12_CH2, TSC_SYNC, JTDI debug function. |
| 39 | PB3 | bidirectional | 5 V tolerant GPIO (FT); alt. functions SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, USART2_TX, TIM2_CH2, TIM3_ETR, TIM4_ETR, TIM13_CH1, TSC_G5_IO1, JTDO-TRACESWO debug function. |
| 40 | PB4 | bidirectional | 5 V tolerant GPIO (FT); alt. functions SPI1_MISO/I2S1_MCK, SPI3_MISO/I2S3_MCK, USART2_RX, TIM16_CH1, TIM3_CH1, TIM17_BKIN, TIM15_CH1N, TSC_G5_IO2, NJTRST debug function. |
| 41 | PB5 | bidirectional | 5 V tolerant GPIO (FT); alt. functions SPI1_MOSI/I2S1_SD, SPI3_MOSI/I2S3_SD, I2C1_SMBA, USART2_CK, TIM16_BKIN, TIM3_CH2, TIM17_CH1, TIM19_ETR. |
| 42 | PB6 | bidirectional | 5 V tolerant, FM+ capable GPIO (FTf); alt. functions I2C1_SCL, USART1_TX, TIM16_CH1N, TIM3_CH3, TIM4_CH1, TIM19_CH1, TIM15_CH1, TSC_G5_IO3. |
| 43 | PB7 | bidirectional | 5 V tolerant, FM+ capable GPIO (FTf); alt. functions I2C1_SDA, USART1_RX, TIM17_CH1N, TIM3_CH4, TIM4_CH2, TIM19_CH2, TIM15_CH2, TSC_G5_IO4. |
| 44 | BOOT0 | input | Dedicated boot memory selection input, sampled during reset to choose the boot source (user Flash, system memory or embedded SRAM); accepts 0 to 5.5 V. |
| 45 | PB8 | bidirectional | 5 V tolerant, FM+ capable GPIO (FTf); alt. functions SPI2_SCK/I2S2_CK, I2C1_SCL, USART3_TX, CAN_RX, CEC, TIM16_CH1, TIM4_CH3, TIM19_CH3, COMP1_OUT, TSC_SYNC. |
| 46 | PB9 | bidirectional | 5 V tolerant, FM+ capable GPIO (FTf); alt. functions SPI2_NSS/I2S2_WS, I2C1_SDA, USART3_RX, CAN_TX, IR_OUT, TIM17_CH1, TIM4_CH4, TIM19_CH4, COMP2_OUT. |
| 47 | VSS_1 | power_in | Digital ground. |
| 48 | VDD_1 | power_in | Digital power supply, 2.0 to 3.6 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | LQFP-48(7x7) |
| Category | Embedded Processors & Controllers |
| Pins | 48 |
CAD (KiCad official)
- Symbol:
STM32F373CBT6 - Footprint:
Package_QFP:LQFP-48_7x7mm_P0.5mm - 3D model: LQFP-48(7x7) (KiCad packages3D, STEP)
- 3D model files:
stm32f373cbt6-etched.step/stm32f373cbt6-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);stm32f373cbt6.step/stm32f373cbt6.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (137 pp, sha256
fd00ebf096b21764, retrieved 2026-09-23, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).