component

STM32F303RET6

Public Made by Adom

by adom

STMicroelectronics Microcontrollers (MCU/MPU/SOC), LQFP-64(10x10). Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentembedded processors & controllersstm32f303ret6factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

STM32F303RET6

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-64(10x10)

STM32F303RET6 from STMicroelectronics, in a LQFP-64(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VBAT power_in Battery backup power supply input accepting voltage from 2.0 to 3.6 V.
2 PC13 bidirectional GPIO port C pin 13 with 3.3 V tolerant CMOS I/O, supporting RTC tamper detection, timestamp, and wakeup functions.
3 PC14 bidirectional GPIO port C pin 14 with 3.3 V tolerant CMOS I/O, dedicated to 32 kHz oscillator input (OSC32_IN).
4 PC15 bidirectional GPIO port C pin 15 with 3.3 V tolerant CMOS I/O, dedicated to 32 kHz oscillator output (OSC32_OUT).
5 PF0 input GPIO port F pin 0 or high-speed oscillator input with 5V tolerant I2C FM+ option, dedicated input during oscillator mode.
6 PF1 output GPIO port F pin 1 or high-speed oscillator output with 5V tolerant I2C FM+ option, dedicated output during oscillator mode.
7 NRST bidirectional Active low device reset input with embedded weak pull-up resistor and internal reset output for system initialization.
8 PC0 bidirectional GPIO port C pin 0 with 3.3 V tolerant CMOS I/O, timer 1 channel 1 input, and ADC12 channel 6 analog input.
9 PC1 bidirectional GPIO port C pin 1 with 3.3 V tolerant CMOS I/O, timer 1 channel 2 input, and ADC12 channel 7 analog input.
10 PC2 bidirectional GPIO port C pin 2 with 3.3 V tolerant CMOS I/O, timer 1 channel 3 input, comparator 7 output, and ADC12 channel 8 analog input.
11 PC3 bidirectional GPIO port C pin 3 with 3.3 V tolerant CMOS I/O, timer 1 channel 4 input, and ADC12 channel 9 analog input.
12 VSSA power_in Analog ground supply connection for ADC, DAC, comparators, and operational amplifiers.
13 VDDA power_in Analog power supply input accepting voltage from 2.0 to 3.6 V for ADC, DAC, comparators, and operational amplifiers.
14 PA0 bidirectional GPIO port A pin 0 with 3.3 V tolerant CMOS I/O, timer 2/8 channel 1 input or comparator 1 input, ADC1 channel 1 analog input, RTC tamper 2 input, and wakeup 1 function.
15 PA1 bidirectional GPIO port A pin 1 with 3.3 V tolerant CMOS I/O, timer 2/15 channel 2 input, comparator 1 input, operational amplifier 1/3 input, and ADC1 channel 2 analog input.
16 PA2 bidirectional GPIO port A pin 2 with 3.3 V tolerant CMOS I/O, timer 2/15 channel 3 input, comparator 2 input, operational amplifier 1 output, and ADC1 channel 3 analog input.
17 PA3 bidirectional GPIO port A pin 3 with 3.3 V tolerant CMOS I/O, timer 2/15 channel 4 input, operational amplifier 1 input, and ADC1 channel 4 analog input.
18 VSS power_in Ground supply connection.
19 VDD power_in Digital power supply input accepting voltage from 2.0 to 3.6 V for core and I/O circuitry.
20 PA4 bidirectional GPIO port A pin 4 with 3.3 V tolerant CMOS I/O, timer 3 channel 2 input, SPI1/3 chip select, DAC1 output channel 1, and ADC2 channel 1 analog input.
21 PA5 bidirectional GPIO port A pin 5 with 3.3 V tolerant CMOS I/O, timer 2 channel 1 input, SPI1 clock, DAC1 output channel 2, and ADC2 channel 2 analog input.
22 PA6 bidirectional GPIO port A pin 6 with 3.3 V tolerant CMOS I/O, timer 16/3 channel 1 input, timer 8 break input, SPI1 MISO, comparator 1 output, and ADC2 channel 3 analog input.
23 PA7 bidirectional GPIO port A pin 7 with 3.3 V tolerant CMOS I/O, timer 17/3 channel 1 input, timer 8 channel 1 input, SPI1 MOSI, comparator 2 input, and ADC2 channel 4 analog input.
24 PC4 bidirectional GPIO port C pin 4 with 3.3 V tolerant CMOS I/O, timer 1 external trigger input, USART1 transmit, and ADC2 channel 5 analog input.
25 PC5 bidirectional GPIO port C pin 5 with 3.3 V tolerant CMOS I/O, timer 15 break input, comparator 1/2 input, and ADC2 channel 11 analog input.
26 PB0 bidirectional GPIO port B pin 0 with 3.3 V tolerant CMOS I/O, timer 3 channel 3 input, timer 8 channel 2 input, comparator 4 input, and ADC3 channel 12 analog input.
27 PB1 bidirectional GPIO port B pin 1 with 3.3 V tolerant CMOS I/O with reduced touch sensing sensitivity, timer 3 channel 4 input, timer 8 channel 3 input, comparator 4 output, and ADC3 channel 1 analog input.
28 PB2 bidirectional GPIO port B pin 2 with 3.3 V tolerant CMOS I/O with reduced touch sensing sensitivity for capacitive sensing, comparator 4 input, and ADC2 channel 12 analog input.
29 PB10 bidirectional GPIO port B pin 10 with 3.3 V tolerant CMOS I/O, timer 2 channel 3 input, touch sensing synchronization, USART3 transmit, and comparator 5/operational amplifier 3/4 input.
30 PB11 bidirectional GPIO port B pin 11 with 3.3 V tolerant CMOS I/O, timer 2 channel 4 input, USART3 receive, comparator 6 input, and ADC12 channel 14 analog input.
31 VSS power_in Ground supply connection.
32 VDD power_in Digital power supply input accepting voltage from 2.0 to 3.6 V for core and I/O circuitry.
33 PB12 bidirectional GPIO port B pin 12 with 3.3 V tolerant CMOS I/O with reduced touch sensing sensitivity, SPI2 chip select, timer 1 break input, USART3 clock, comparator 3 input, and ADC4 channel 3 analog input.
34 PB13 bidirectional GPIO port B pin 13 with 3.3 V tolerant CMOS I/O, SPI2 clock, timer 1 channel 1 input, USART3 clear-to-send, comparator 5 input, and ADC3 channel 5 analog input.
35 PB14 bidirectional GPIO port B pin 14 with 3.3 V tolerant CMOS I/O, timer 15 channel 1 input, SPI2 MISO, timer 1 channel 2 input, USART3 request-to-send, comparator 3 input, and ADC4 channel 4 analog input.
36 PB15 bidirectional GPIO port B pin 15 with 3.3 V tolerant CMOS I/O, timer 15 channel 2 input, timer 1 channel 3 input, SPI2 MOSI, and ADC4 channel 5 analog input.
37 PC6 bidirectional GPIO port C pin 6 with 5V tolerant CMOS I/O, timer 3 channel 1 input, timer 8 channel 1 input, I2S2 master clock, and comparator 6 output.
38 PC7 bidirectional GPIO port C pin 7 with 5V tolerant CMOS I/O, timer 3 channel 2 input, timer 8 channel 2 input, I2S3 master clock, and comparator 5 output.
39 PC8 bidirectional GPIO port C pin 8 with 5V tolerant CMOS I/O, timer 3 channel 3 input, timer 8 channel 3 input, and comparator 3 output.
40 PC9 bidirectional GPIO port C pin 9 with 5V tolerant I2C FM+ option I/O, timer 3 channel 4 input, I2C3 SDA, timer 8 channel 4 input, I2S clock input, and timer 8 break input 2.
41 PA8 bidirectional GPIO port A pin 8 with 5V tolerant I2C FM+ option I/O, master clock output, I2C3 clock, I2C2 SMBus alert, I2S2 master clock, timer 1 channel 1, USART1 clock, comparator 3 output, and timer 4 external trigger.
42 PA9 bidirectional GPIO port A pin 9 with 5V tolerant I2C FM+ option I/O, I2C3 SMBus alert, I2C2 clock, I2S3 master clock, timer 1 channel 2, USART1 transmit, comparator 5 output, and timer 15 break input.
43 PA10 bidirectional GPIO port A pin 10 with 5V tolerant I2C FM+ option I/O, timer 17 break input, I2C2 SDA, SPI2 MISO, timer 1 channel 3, USART1 receive, comparator 6 output, and timer 8 break input.
44 PA11 bidirectional GPIO port A pin 11 with 5V tolerant CMOS I/O, USB DM (device minus) or CAN receive, SPI2 MOSI, timer 1 channel 1 input, USART1 clear-to-send, comparator 1 output, timer 4 channel 1, timer 1 channel 4, and timer 1 break input 2.
45 PA12 bidirectional GPIO port A pin 12 with 5V tolerant CMOS I/O, USB DP (device plus) or CAN transmit, timer 16 channel 1, I2S clock input, timer 1 channel 2 input, USART1 request-to-send, comparator 2 output, and timer 4 channel 2.
46 PA13 bidirectional GPIO port A pin 13 with 5V tolerant CMOS I/O, serial wire debug IO (SWDIO-JTMS), timer 16 channel 1 input, touch sensing group 4 channel 3, infrared transmitter output, and timer 4 channel 3.
47 VSS power_in Ground supply connection.
48 VDD power_in Digital power supply input accepting voltage from 2.0 to 3.6 V for core and I/O circuitry.
49 PA14 bidirectional GPIO port A pin 14 with 5V tolerant I2C FM+ option I/O, serial wire debug clock (SWCLK-JTCK), touch sensing group 4 channel 4, I2C1 SDA, timer 8 channel 2, timer 1 break input, and USART2 transmit.
50 PA15 bidirectional GPIO port A pin 15 with 5V tolerant I2C FM+ option I/O, JTDI debug, timer 2 channel 1 input, timer 8 channel 1 input, touch sensing synchronization, I2C1 clock, SPI1/3 chip select, and USART2 receive.
51 PC10 bidirectional GPIO port C pin 10 with 5V tolerant CMOS I/O, timer 8 channel 1 input, UART4 transmit, and SPI3 clock.
52 PC11 bidirectional GPIO port C pin 11 with 5V tolerant CMOS I/O, timer 8 channel 2 input, UART4 receive, and SPI3 MISO.
53 PC12 bidirectional GPIO port C pin 12 with 5V tolerant CMOS I/O, timer 8 channel 3 input, UART5 transmit, and SPI3 MOSI.
54 PD2 bidirectional GPIO port D pin 2 with 5V tolerant CMOS I/O, timer 3 external trigger input, timer 8 break input, and UART5 receive.
55 PB3 bidirectional GPIO port B pin 3 with 5V tolerant CMOS I/O, JTDO-TRACESWO debug, timer 2 channel 2 input, timer 4 external trigger, timer 8 channel 1 input, SPI1/3 clock, USART2 transmit, and timer 3 external trigger.
56 PB4 bidirectional GPIO port B pin 4 with 5V tolerant CMOS I/O, JTRST debug, timer 16 channel 1 input, timer 3 channel 1 input, timer 8 channel 2 input, SPI1 MISO, SPI3 MISO, USART2 receive, and timer 17 break input.
57 PB5 bidirectional GPIO port B pin 5 with 5V tolerant I2C FM+ option I/O, timer 16 break input, timer 3 channel 2 input, timer 8 channel 3 input, I2C1 SMBus alert, SPI1 MOSI, SPI3 MOSI, USART2 clock, I2C3 SDA, and timer 17 channel 1.
58 PB6 bidirectional GPIO port B pin 6 with 5V tolerant I2C FM+ option I/O, timer 16 channel 1 input, timer 4 channel 1 input, I2C1 clock, timer 8 channel 1, timer 8 external trigger, USART1 transmit, and timer 8 break input 2.
59 PB7 bidirectional GPIO port B pin 7 with 5V tolerant I2C FM+ option I/O, timer 17 channel 1 input, timer 4 channel 2 input, I2C1 SDA, timer 8 break input, USART1 receive, timer 3 channel 4 input, and flexible memory controller no address valid.
60 BOOT0 input Boot pin for selecting boot mode from main flash memory or system memory boot loader during device reset.
61 PB8 bidirectional GPIO port B pin 8 with 5V tolerant I2C FM+ option I/O, timer 16 channel 1 input, timer 4 channel 3 input, touch sensing synchronization, I2C1 clock, USART3 receive, comparator 1 output, CAN receive, timer 8 channel 2, and timer 1 break input.
62 PB9 bidirectional GPIO port B pin 9 with 5V tolerant I2C FM+ option I/O, timer 17 channel 1 input, timer 4 channel 4 input, I2C1 SDA, infrared transmitter output, USART3 transmit, comparator 2 output, CAN transmit, and timer 8 channel 3.
63 VSS power_in Ground supply connection.
64 VDD power_in Digital power supply input accepting voltage from 2.0 to 3.6 V for core and I/O circuitry.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-64(10x10)
Category Embedded Processors & Controllers
Pins 64

CAD (KiCad official)

  • Symbol: STM32F303RET6
  • Footprint: Package_QFP:LQFP-64_10x10mm_P0.5mm
  • 3D model: LQFP-64(10x10) (KiCad packages3D, STEP)
  • 3D model files: stm32f303ret6-etched.step / stm32f303ret6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32f303ret6.step / stm32f303ret6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (173 pp, sha256 5009ea08fac5eb65, retrieved 2026-09-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF