Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

STM32F302CCT7

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-48(7x7)

STM32F302CCT7 from STMicroelectronics, in a LQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VBAT power_in Backup power supply that feeds the RTC and backup registers.
2 PC13 bidirectional Standard 3.3 V I/O supplied through the power switch, which sinks only 3 mA, so output speed must not exceed 2 MHz with a 30 pF load and it must not be used as a current source; alternate functions include TIM1_CH1N, WKUP2, RTC_TAMP1, RTC_TS and RTC_OUT.
3 PC14/OSC32_IN bidirectional Standard 3.3 V I/O supplied through the power switch (3 mA limit, same output restrictions as PC13), also used as OSC32_IN for the 32 kHz oscillator.
4 PC15/OSC32_OUT bidirectional Standard 3.3 V I/O supplied through the power switch (3 mA limit, same output restrictions as PC13), also used as OSC32_OUT for the 32 kHz oscillator.
5 PF0/OSC_IN bidirectional 5 V tolerant FTf I/O (Fast-mode-plus capable) that is used as OSC_IN; alternate functions include I2C2_SDA and TIM1_CH3N.
6 PF1/OSC_OUT bidirectional 5 V tolerant FTf I/O (Fast-mode-plus capable) that is used as OSC_OUT; alternate function includes I2C2_SCL.
7 NRST bidirectional Device reset input / internal reset output, active low, with an embedded weak pull-up resistor.
8 VSSA/VREF- power_in Analog ground and negative reference voltage.
9 VDDA/VREF+ power_in Analog power supply (2 to 3.6 V for the analog peripherals) and positive reference voltage; on the 48-pin package VREF+ is internally connected to VDDA.
10 PA0 bidirectional 3.3 V tolerant TTa I/O connected directly to ADC1 (fast ADC channel IN1), with alternate functions USART2_CTS, TIM2_CH1_ETR, TSC_G1_IO1 and COMP1_OUT.
11 PA1 bidirectional 3.3 V tolerant TTa I/O connected directly to ADC1 (fast ADC channel IN2), with reduced touch sensing sensitivity; alternate functions include USART2_RTS_DE, TIM2_CH2, TSC_G1_IO2 and TIM15_CH1N.
12 PA2 bidirectional 3.3 V tolerant TTa I/O connected directly to ADC1 (fast ADC channel IN3), with reduced touch sensing sensitivity; alternate functions include USART2_TX, TIM2_CH3, TIM15_CH1 and COMP2_OUT.
13 PA3 bidirectional 3.3 V tolerant TTa I/O connected directly to ADC1 (fast ADC channel IN4); alternate functions include USART2_RX, TIM2_CH4, TIM15_CH2 and TSC_G1_IO4.
14 PA4 bidirectional 3.3 V tolerant TTa I/O connected to ADC2_IN1 and DAC1_OUT1, with reduced touch sensing sensitivity; alternate functions include SPI1_NSS, SPI3_NSS/I2S3_WS, USART2_CK and TIM3_CH2.
15 PA5 bidirectional 3.3 V tolerant TTa I/O connected to ADC2_IN2, with reduced touch sensing sensitivity; alternate functions include SPI1_SCK, TIM2_CH1_ETR and TSC_G2_IO2.
16 PA6 bidirectional 3.3 V tolerant TTa I/O connected to ADC2_IN3, with reduced touch sensing sensitivity; alternate functions include SPI1_MISO, TIM3_CH1, TIM1_BKIN, TIM16_CH1 and COMP1_OUT.
17 PA7 bidirectional 3.3 V tolerant TTa I/O connected to ADC2_IN4 (fast ADC channel); alternate functions include SPI1_MOSI, TIM3_CH2, TIM17_CH1, TIM1_CH1N and COMP2_OUT.
18 PB0 bidirectional 3.3 V tolerant TTa I/O; alternate functions include TIM3_CH3, TIM1_CH2N and TSC_G3_IO2, and it also serves COMP4_INP.
19 PB1 bidirectional 3.3 V tolerant TTa I/O (fast ADC channel) with reduced touch sensing sensitivity; alternate functions include TIM3_CH4, TIM1_CH3N, COMP4_OUT and TSC_G3_IO3.
20 PB2 bidirectional 3.3 V tolerant TTa I/O connected to ADC2_IN12, also serving COMP4_INM; alternate function includes TSC_G3_IO4.
21 PB10 bidirectional 3.3 V tolerant TTa I/O; alternate functions include USART3_TX, TIM2_CH3 and TSC_SYNC.
22 PB11 bidirectional 3.3 V tolerant TTa I/O; alternate functions include USART3_RX, TIM2_CH4 and TSC_G6_IO1, and it also serves COMP6_INP.
23 VSS power_in Digital ground.
24 VDD power_in Digital power supply, 2.0 to 3.6 V.
25 PB12 bidirectional 3.3 V tolerant TTa I/O (fast ADC channel) with reduced touch sensing sensitivity; alternate functions include SPI2_NSS/I2S2_WS, I2C2_SMBA, USART3_CK, TIM1_BKIN and TSC_G6_IO2.
26 PB13 bidirectional 3.3 V tolerant TTa I/O (fast ADC channel); alternate functions include SPI2_SCK/I2S2_CK, USART3_CTS, TIM1_CH1N and TSC_G6_IO3.
27 PB14 bidirectional 3.3 V tolerant TTa I/O (fast ADC channel); alternate functions include SPI2_MISO/I2S2ext_SD, USART3_RTS_DE, TIM1_CH2N, TIM15_CH1 and TSC_G6_IO4.
28 PB15 bidirectional 3.3 V tolerant TTa I/O (fast ADC channel); alternate functions include SPI2_MOSI/I2S2_SD, TIM1_CH3N, RTC_REFIN, TIM15_CH1N and TIM15_CH2, and it also serves COMP6_INM.
29 PA8 bidirectional 5 V tolerant FT I/O; alternate functions include MCO, I2C2_SMBA, I2S2_MCK, USART1_CK, TIM1_CH1 and TIM4_ETR.
30 PA9 bidirectional 5 V tolerant FTf I/O (Fast-mode-plus capable); alternate functions include I2C2_SCL, I2S3_MCK, USART1_TX, TIM1_CH2, TIM2_CH3, TIM15_BKIN and TSC_G4_IO1.
31 PA10 bidirectional 5 V tolerant FTf I/O (Fast-mode-plus capable); alternate functions include I2C2_SDA, USART1_RX, TIM1_CH3, TIM2_CH4, TIM17_BKIN, TSC_G4_IO2 and COMP6_OUT.
32 PA11 bidirectional 5 V tolerant FT I/O; alternate functions include USART1_CTS, USB_DM, CAN_RX, TIM1_CH1N, TIM1_CH4, TIM1_BKIN2, TIM4_CH1 and COMP1_OUT.
33 PA12 bidirectional 5 V tolerant FT I/O; alternate functions include USART1_RTS_DE, USB_DP, CAN_TX, TIM1_CH2N, TIM1_ETR, TIM4_CH2, TIM16_CH1 and COMP2_OUT.
34 PA13 bidirectional 5 V tolerant FT I/O; alternate functions include SWDIO-JTMS, USART3_CTS, TIM4_CH3, TIM16_CH1N, TSC_G4_IO3 and IR_OUT.
35 VSS power_in Ground.
36 VDD power_in Digital power supply, 2.0 to 3.6 V.
37 PA14 bidirectional 5 V tolerant FTf I/O (Fast-mode-plus capable); alternate functions include I2C1_SDA, USART2_TX, TIM1_BKIN, TSC_G4_IO4 and SWCLK-JTCK.
38 PA15 bidirectional 5 V tolerant FTf I/O (Fast-mode-plus capable); alternate functions include JTDI, I2C1_SCL, SPI1_NSS, SPI3_NSS/I2S3_WS, USART2_RX, TIM1_BKIN and TIM2_CH1_ETR.
39 PB3 bidirectional 5 V tolerant FT I/O; alternate functions include JTDO-TRACESWO, SPI3_SCK/I2S3_CK, SPI1_SCK, USART2_TX, TIM2_CH2, TIM3_ETR, TIM4_ETR and TSC_G5_IO1.
40 PB4 bidirectional 5 V tolerant FT I/O; alternate functions include NJTRST, SPI3_MISO/I2S3ext_SD, SPI1_MISO, USART2_RX, TIM3_CH1, TIM16_CH1, TIM17_BKIN and TSC_G5_IO2.
41 PB5 bidirectional 5 V tolerant FT I/O; alternate functions include SPI3_MOSI/I2S3_SD, SPI1_MOSI, I2C1_SMBA, USART2_CK, TIM16_BKIN, TIM3_CH2 and TIM17_CH1.
42 PB6 bidirectional 5 V tolerant FTf I/O (Fast-mode-plus capable); alternate functions include I2C1_SCL, USART1_TX, TIM16_CH1N, TIM4_CH1 and TSC_G5_IO3.
43 PB7 bidirectional 5 V tolerant FTf I/O (Fast-mode-plus capable); alternate functions include I2C1_SDA, USART1_RX, TIM3_CH4, TIM4_CH2, TIM17_CH1N and TSC_G5_IO4.
44 BOOT0 input Dedicated BOOT0 pin used for boot memory selection.
45 PB8 bidirectional 5 V tolerant FTf I/O (Fast-mode-plus capable); alternate functions include I2C1_SCL, CAN_RX, TIM16_CH1, TIM4_CH3, TIM1_BKIN, TSC_SYNC and COMP1_OUT.
46 PB9 bidirectional 5 V tolerant FTf I/O (Fast-mode-plus capable); alternate functions include I2C1_SDA, CAN_TX, TIM17_CH1, TIM4_CH4, IR_OUT and COMP2_OUT.
47 VSS power_in Ground.
48 VDD power_in Digital power supply, 2.0 to 3.6 V.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-48(7x7)
Category Embedded Processors & Controllers
Pins 48

CAD (KiCad official)

  • Symbol: STM32F302CCT7
  • Footprint: Package_QFP:LQFP-48_7x7mm_P0.5mm
  • 3D model: LQFP-48(7x7) (KiCad packages3D, STEP)
  • 3D model files: stm32f302cct7-etched.step / stm32f302cct7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32f302cct7.step / stm32f302cct7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (145 pp, sha256 10a072d58aca58c4, retrieved 2026-10-10, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF