component

STM32F205RET6

Public Made by Adom

by adom

STMicroelectronics Microcontrollers (MCU/MPU/SOC), LQFP-64(10x10). Pinout checked against ST's open pin data, KiCad symbol/footprint/3D.

componentembedded processors & controllersstm32f205ret6factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

STM32F205RET6

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-64(10x10)

STM32F205RET6 from STMicroelectronics, in a LQFP-64(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VBAT power_in Backup power supply for RTC and backup SRAM, operating range 1.8 to 3.6 V.
2 PC13 bidirectional GPIO port C bit 13, 5 V tolerant I/O with RTC alternate function.
3 PC14 bidirectional GPIO port C bit 14, 5 V tolerant I/O, 32 kHz oscillator input alternate function.
4 PC15 bidirectional GPIO port C bit 15, 5 V tolerant I/O, 32 kHz oscillator output alternate function.
5 PH0 bidirectional GPIO port H bit 0, 5 V tolerant I/O, main oscillator input alternate function.
6 PH1 bidirectional GPIO port H bit 1, 5 V tolerant I/O, main oscillator output alternate function.
7 NRST bidirectional Reset input pin, active low with internal weak pull-up resistor and ESD protection.
8 PC0 bidirectional GPIO port C bit 0, 5 V tolerant I/O supporting OTG HS and ADC input functions.
9 PC1 bidirectional GPIO port C bit 1, 5 V tolerant I/O supporting Ethernet MDC function.
10 PC2 bidirectional GPIO port C bit 2, 5 V tolerant I/O supporting SPI2 and Ethernet functions.
11 PC3 bidirectional GPIO port C bit 3, 5 V tolerant I/O supporting SPI2, I2S2 and Ethernet functions.
12 VSSA power_in Analog ground reference pin for ADC and analog circuits.
13 VDDA power_in Analog power supply pin, operating range 1.8 to 3.6 V for ADC and analog circuits.
14 PA0 bidirectional GPIO port A bit 0, 5 V tolerant I/O with wake-up capability and multiple timer functions.
15 PA1 bidirectional GPIO port A bit 1, 5 V tolerant I/O supporting timer and Ethernet reference clock functions.
16 PA2 bidirectional GPIO port A bit 2, 5 V tolerant I/O, USART2 transmit capable with timer and Ethernet support.
17 PA3 bidirectional GPIO port A bit 3, 5 V tolerant I/O, USART2 receive capable with timer and Ethernet support.
18 VSS power_in Ground pin for main power supply.
19 VDD power_in Main power supply pin, operating range 1.8 to 3.6 V, typical current 50 mA per pin.
20 PA4 bidirectional GPIO port A bit 4, 3.3 V tolerant I/O supporting SPI1 NSS and DAC output functions.
21 PA5 bidirectional GPIO port A bit 5, 3.3 V tolerant I/O, SPI1 clock and DAC output capable.
22 PA6 bidirectional GPIO port A bit 6, 5 V tolerant I/O, SPI1 MISO and timer capture functions.
23 PA7 bidirectional GPIO port A bit 7, 5 V tolerant I/O, SPI1 MOSI and Ethernet RMII/MII interface capable.
24 PC4 bidirectional GPIO port C bit 4, 5 V tolerant I/O supporting Ethernet RMII/MII RXD0 function.
25 PC5 bidirectional GPIO port C bit 5, 5 V tolerant I/O supporting Ethernet RMII/MII RXD1 function.
26 PB0 bidirectional GPIO port B bit 0, 5 V tolerant I/O supporting timer and Ethernet functions.
27 PB1 bidirectional GPIO port B bit 1, 5 V tolerant I/O supporting timer and Ethernet functions.
28 PB2 bidirectional GPIO port B bit 2, boot mode selection pin, 5 V tolerant I/O.
29 PB10 bidirectional GPIO port B bit 10, 5 V tolerant I/O supporting SPI2, I2S2 and I2C2 functions.
30 PB11 bidirectional GPIO port B bit 11, 5 V tolerant I/O supporting I2C2 and USART3 functions.
31 VCAP_1 power_in External bypass capacitor pin for internal voltage regulator, connect 2.2 µF ceramic capacitor to VSS.
32 VDD power_in Main power supply pin, operating range 1.8 to 3.6 V, typical current 50 mA per pin.
33 PB12 bidirectional GPIO port B bit 12, 5 V tolerant I/O supporting SPI2, I2C2, CAN2 and Ethernet functions.
34 PB13 bidirectional GPIO port B bit 13, 5 V tolerant I/O supporting SPI2, CAN2 and Ethernet functions.
35 PB14 bidirectional GPIO port B bit 14, 5 V tolerant I/O supporting SPI2 MISO and timer functions.
36 PB15 bidirectional GPIO port B bit 15, 5 V tolerant I/O, SPI2 MOSI and OTG HS DP pin capable.
37 PC6 bidirectional GPIO port C bit 6, 5 V tolerant I/O supporting timer and SDIO data 6 functions.
38 PC7 bidirectional GPIO port C bit 7, 5 V tolerant I/O supporting timer and SDIO data 7 functions.
39 PC8 bidirectional GPIO port C bit 8, 5 V tolerant I/O supporting timer and SDIO data 0 functions.
40 PC9 bidirectional GPIO port C bit 9, 5 V tolerant I/O, MCO2 clock output and SDIO data 1 capable.
41 PA8 bidirectional GPIO port A bit 8, 5 V tolerant I/O, MCO1 clock output and USART1 functions.
42 PA9 bidirectional GPIO port A bit 9, 5 V tolerant I/O, USART1 transmit and OTG FS VBUS monitoring capable.
43 PA10 bidirectional GPIO port A bit 10, 5 V tolerant I/O, USART1 receive and OTG FS ID pin capable.
44 PA11 bidirectional GPIO port A bit 11, 5 V tolerant I/O, USART1 CTS and OTG FS DM pin capable.
45 PA12 bidirectional GPIO port A bit 12, 5 V tolerant I/O, USART1 RTS and OTG FS DP pin capable.
46 PA13 bidirectional GPIO port A bit 13, 5 V tolerant I/O, JTAG TMS and SWD IO pin for debugging.
47 VCAP_2 power_in External bypass capacitor pin for internal voltage regulator, connect 2.2 µF ceramic capacitor to VSS.
48 VDD power_in Main power supply pin, operating range 1.8 to 3.6 V, typical current 50 mA per pin.
49 PA14 bidirectional GPIO port A bit 14, 5 V tolerant I/O, JTAG TCK and SWD clock pin for debugging.
50 PA15 bidirectional GPIO port A bit 15, 5 V tolerant I/O, JTAG TDI and SPI1/SPI3 NSS functions.
51 PC10 bidirectional GPIO port C bit 10, 5 V tolerant I/O supporting SPI3, USART3 and SDIO functions.
52 PC11 bidirectional GPIO port C bit 11, 5 V tolerant I/O supporting SPI3 MISO, USART3 and SDIO functions.
53 PC12 bidirectional GPIO port C bit 12, 5 V tolerant I/O supporting SPI3 MOSI, USART3 and SDIO functions.
54 PD2 bidirectional GPIO port D bit 2, 5 V tolerant I/O supporting UART5 receive and SDIO command functions.
55 PB3 bidirectional GPIO port B bit 3, 5 V tolerant I/O, JTAG TDO and SWD trace output pin capable.
56 PB4 bidirectional GPIO port B bit 4, 5 V tolerant I/O, JTAG TRST pin with SPI and timer functions.
57 PB5 bidirectional GPIO port B bit 5, 5 V tolerant I/O supporting I2C1, CAN2 and SPI functions.
58 PB6 bidirectional GPIO port B bit 6, 5 V tolerant I/O, I2C1 SCL and USART1 transmit capable.
59 PB7 bidirectional GPIO port B bit 7, 5 V tolerant I/O, I2C1 SDA and USART1 receive capable.
60 BOOT0 input Boot configuration pin, determines boot source (internal flash or system ROM), pull to VDD for ROM boot.
61 PB8 bidirectional GPIO port B bit 8, 5 V tolerant I/O supporting I2C1 SCL, CAN1 and SDIO functions.
62 PB9 bidirectional GPIO port B bit 9, 5 V tolerant I/O supporting I2C1 SDA and SDIO data 5 functions.
63 VSS power_in Ground pin for main power supply.
64 VDD power_in Main power supply pin, operating range 1.8 to 3.6 V, typical current 50 mA per pin.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-64(10x10)
Category Embedded Processors & Controllers
Pins 64

CAD (KiCad official)

  • Symbol: STM32F205RET6
  • Footprint: Package_QFP:LQFP-64_10x10mm_P0.5mm
  • 3D model: LQFP-64(10x10) (KiCad packages3D, STEP)
  • 3D model files: stm32f205ret6-etched.step / stm32f205ret6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32f205ret6.step / stm32f205ret6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (184 pp, sha256 616830948a2acdd2, retrieved 2026-09-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF