# STM32F103ZEH7

**STMicroelectronics** · Microcontrollers (MCU/MPU/SOC) · LFBGA-144

STM32F103ZEH7 from STMicroelectronics, in a LFBGA-144. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

## Pinout

| Pin | Name | Type | Function |
|---|---|---|---|
| A1 | PC13-TAMPER-RTC | bidirectional | Backup-domain I/O supplied through the power switch, which sinks only 3 mA, so output speed is limited to 2 MHz at 30 pF and it must not source current (e.g. an LED); alternate function TAMPER-RTC. |
| A2 | PE3 | bidirectional | 5 V-tolerant (FT) I/O; default function PE3, alternates TRACED0 and FSMC_A19. |
| A3 | PE2 | bidirectional | 5 V-tolerant (FT) I/O; default function PE2, alternates TRACECK and FSMC_A23. |
| A4 | PE1 | bidirectional | 5 V-tolerant (FT) I/O; default function PE1, alternate FSMC_NBL1. |
| A5 | PE0 | bidirectional | 5 V-tolerant (FT) I/O; default function PE0, alternates TIM4_ETR and FSMC_NBL0. |
| A6 | PB4 | bidirectional | 5 V-tolerant (FT) I/O; default function NJTRST, remap PB4 with alternates SPI3_MISO, TIM3_CH1 and SPI1_MISO. |
| A7 | PB3 | bidirectional | 5 V-tolerant (FT) I/O; default function JTDO, remap PB3 with alternates SPI3_SCK/I2S3_CK, TIM2_CH2, SPI1_SCK and TRACESWO. |
| A8 | PD6 | bidirectional | 5 V-tolerant (FT) I/O; default function PD6, alternates FSMC_NWAIT and USART2_RX. |
| A9 | PD7 | bidirectional | 5 V-tolerant (FT) I/O; default function PD7, alternates FSMC_NE1/FSMC_NCE2 and USART2_CK. |
| A10 | PA15 | bidirectional | 5 V-tolerant (FT) I/O; default function JTDI, remap PA15 with alternates SPI3_NSS/I2S3_WS, TIM2_CH1_ETR and SPI1_NSS. |
| A11 | PA14 | bidirectional | 5 V-tolerant (FT) I/O; default function JTCK-SWCLK, remap PA14. |
| A12 | PA13 | bidirectional | 5 V-tolerant (FT) I/O; default function JTMS-SWDIO, remap PA13. |
| B1 | PC14-OSC32_IN | bidirectional | Backup-domain I/O supplied through the power switch with the same 3 mA sink and 2 MHz / 30 pF output limits; alternate function OSC32_IN. |
| B2 | PE4 | bidirectional | 5 V-tolerant (FT) I/O; default function PE4, alternates TRACED1 and FSMC_A20. |
| B3 | PE5 | bidirectional | 5 V-tolerant (FT) I/O; default function PE5, alternates TRACED2 and FSMC_A21. |
| B4 | PE6 | bidirectional | 5 V-tolerant (FT) I/O; default function PE6, alternates TRACED3 and FSMC_A22. |
| B5 | PB9 | bidirectional | 5 V-tolerant (FT) I/O; default function PB9, alternates TIM4_CH4/SDIO_D5, I2C1_SDA and CAN_TX. |
| B6 | PB5 | bidirectional | Standard I/O (not 5 V-tolerant); default function PB5, alternates I2C1_SMBA, SPI3_MOSI/I2S3_SD, TIM3_CH2 and SPI1_MOSI. |
| B7 | PG15 | bidirectional | 5 V-tolerant (FT) I/O; default function PG15 with no alternate function listed. |
| B8 | PG12 | bidirectional | 5 V-tolerant (FT) I/O; default function PG12, alternate FSMC_NE4. |
| B9 | PD5 | bidirectional | 5 V-tolerant (FT) I/O; default function PD5, alternates FSMC_NWE and USART2_TX. |
| B10 | PC11 | bidirectional | 5 V-tolerant (FT) I/O; default function PC11, alternates UART4_RX/SDIO_D3 and USART3_RX (remap). |
| B11 | PC10 | bidirectional | 5 V-tolerant (FT) I/O; default function PC10, alternates UART4_TX/SDIO_D2 and USART3_TX (remap). |
| B12 | PA12 | bidirectional | 5 V-tolerant (FT) I/O; default function PA12, alternates USART1_RTS, USB_DP, CAN_TX and TIM1_ETR. |
| C1 | PC15-OSC32_OUT | bidirectional | Backup-domain I/O supplied through the power switch with the same 3 mA sink and 2 MHz / 30 pF output limits; alternate function OSC32_OUT. |
| C2 | VBAT | power_in | Backup-domain supply for the RTC and backup registers. |
| C3 | PF0 | bidirectional | 5 V-tolerant (FT) I/O; default function PF0, alternate FSMC_A0. |
| C4 | PF1 | bidirectional | 5 V-tolerant (FT) I/O; default function PF1, alternate FSMC_A1. |
| C5 | PB8 | bidirectional | 5 V-tolerant (FT) I/O; default function PB8, alternates TIM4_CH3/SDIO_D4, I2C1_SCL and CAN_RX. |
| C6 | PB6 | bidirectional | 5 V-tolerant (FT) I/O; default function PB6, alternates I2C1_SCL and TIM4_CH1, with USART1_TX as remap. |
| C7 | PG14 | bidirectional | 5 V-tolerant (FT) I/O; default function PG14, alternate FSMC_A25. |
| C8 | PG11 | bidirectional | 5 V-tolerant (FT) I/O; default function PG11, alternate FSMC_NCE4_2. |
| C9 | PD4 | bidirectional | 5 V-tolerant (FT) I/O; default function PD4, alternates FSMC_NOE and USART2_RTS. |
| C10 | PC12 | bidirectional | 5 V-tolerant (FT) I/O; default function PC12, alternates UART5_TX/SDIO_CK and USART3_CK (remap). |
| C11 | NC | unconnected | Table 5 lists this ball as 'Not connected'. |
| C12 | PA11 | bidirectional | 5 V-tolerant (FT) I/O; default function PA11, alternates USART1_CTS, USBDM, CAN_RX and TIM1_CH4. |
| D1 | OSC_IN | input | Oscillator input for the external 4-16 MHz crystal (HSE). |
| D2 | VSS_5 | power_in | Digital ground pin; all voltages are referenced to VSS. |
| D3 | VDD_5 | power_in | Digital supply pin within the 2.0 to 3.6 V application supply and I/O range. |
| D4 | PF2 | bidirectional | 5 V-tolerant (FT) I/O; default function PF2, alternate FSMC_A2. |
| D5 | BOOT0 | input | Boot mode selection input (BOOT0), standard input without 5 V tolerance per Table 5. |
| D6 | PB7 | bidirectional | 5 V-tolerant (FT) I/O; default function PB7, alternates I2C1_SDA, FSMC_NADV, TIM4_CH2 and USART1_RX (remap). |
| D7 | PG13 | bidirectional | 5 V-tolerant (FT) I/O; default function PG13, alternate FSMC_A24. |
| D8 | PG10 | bidirectional | 5 V-tolerant (FT) I/O; default function PG10, alternates FSMC_NCE4_1 and FSMC_NE3. |
| D9 | PD3 | bidirectional | 5 V-tolerant (FT) I/O; default function PD3, alternates FSMC_CLK and USART2_CTS. |
| D10 | PD1 | bidirectional | 5 V-tolerant (FT) I/O; default function PD1, alternates OSC_OUT (on this package PD1 is available by default), FSMC_D3 and CAN_TX. |
| D11 | PA10 | bidirectional | 5 V-tolerant (FT) I/O; default function PA10, alternates USART1_RX and TIM1_CH3. |
| D12 | PA9 | bidirectional | 5 V-tolerant (FT) I/O; default function PA9, alternates USART1_TX and TIM1_CH2. |
| E1 | OSC_OUT | output | Oscillator output for the external 4-16 MHz crystal (HSE). |
| E2 | PF3 | bidirectional | 5 V-tolerant (FT) I/O; default function PF3, alternate FSMC_A3. |
| E3 | PF4 | bidirectional | 5 V-tolerant (FT) I/O; default function PF4, alternate FSMC_A4. |
| E4 | PF5 | bidirectional | 5 V-tolerant (FT) I/O; default function PF5, alternate FSMC_A5. |
| E5 | VSS_3 | power_in | Digital ground pin; all voltages are referenced to VSS. |
| E6 | VSS_11 | power_in | Digital ground pin; all voltages are referenced to VSS. |
| E7 | VSS_10 | power_in | Digital ground pin; all voltages are referenced to VSS. |
| E8 | PG9 | bidirectional | 5 V-tolerant (FT) I/O; default function PG9, alternates FSMC_NE2 and FSMC_NCE3. |
| E9 | PD2 | bidirectional | 5 V-tolerant (FT) I/O; default function PD2, alternates TIM3_ETR, UART5_RX and SDIO_CMD. |
| E10 | PD0 | bidirectional | 5 V-tolerant (FT) I/O; default function PD0, alternates OSC_IN (on this package PD0 is available by default), FSMC_D2 and CAN_RX. |
| E11 | PC9 | bidirectional | 5 V-tolerant (FT) I/O; default function PC9, alternates TIM8_CH4/SDIO_D1 and TIM3_CH4. |
| E12 | PA8 | bidirectional | 5 V-tolerant (FT) I/O; default function PA8, alternates USART1_CK, TIM1_CH1 and MCO. |
| F1 | NRST | bidirectional | Reset pin listed as I/O in Table 5 (not 5 V-tolerant); its characteristics are given in Section 5.3.15. |
| F2 | PF7 | bidirectional | Standard I/O (not 5 V-tolerant); default function PF7, alternates ADC3_IN5 and FSMC_NREG. |
| F3 | PF6 | bidirectional | Standard I/O (not 5 V-tolerant); default function PF6, alternates ADC3_IN4 and FSMC_NIORD. |
| F4 | VDD_4 | power_in | Digital supply pin within the 2.0 to 3.6 V application supply and I/O range. |
| F5 | VDD_3 | power_in | Digital supply pin within the 2.0 to 3.6 V application supply and I/O range. |
| F6 | VDD_11 | power_in | Digital supply pin within the 2.0 to 3.6 V application supply and I/O range. |
| F7 | VDD_10 | power_in | Digital supply pin within the 2.0 to 3.6 V application supply and I/O range. |
| F8 | VDD_8 | power_in | Digital supply pin within the 2.0 to 3.6 V application supply and I/O range. |
| F9 | VDD_2 | power_in | Digital supply pin within the 2.0 to 3.6 V application supply and I/O range. |
| F10 | VDD_9 | power_in | Digital supply pin within the 2.0 to 3.6 V application supply and I/O range. |
| F11 | PC8 | bidirectional | 5 V-tolerant (FT) I/O; default function PC8, alternates TIM8_CH3/SDIO_D0 and TIM3_CH3. |
| F12 | PC7 | bidirectional | 5 V-tolerant (FT) I/O; default function PC7, alternates I2S3_MCK, TIM8_CH2/SDIO_D7 and TIM3_CH2. |
| G1 | PF10 | bidirectional | Standard I/O (not 5 V-tolerant); default function PF10, alternates ADC3_IN8 and FSMC_INTR. |
| G2 | PF9 | bidirectional | Standard I/O (not 5 V-tolerant); default function PF9, alternates ADC3_IN7 and FSMC_CD. |
| G3 | PF8 | bidirectional | Standard I/O (not 5 V-tolerant); default function PF8, alternates ADC3_IN6 and FSMC_NIOWR. |
| G4 | VSS_4 | power_in | Digital ground pin; all voltages are referenced to VSS. |
| G5 | VDD_6 | power_in | Digital supply pin within the 2.0 to 3.6 V application supply and I/O range. |
| G6 | VDD_7 | power_in | Digital supply pin within the 2.0 to 3.6 V application supply and I/O range. |
| G7 | VDD_1 | power_in | Digital supply pin within the 2.0 to 3.6 V application supply and I/O range. |
| G8 | VSS_8 | power_in | Digital ground pin; all voltages are referenced to VSS. |
| G9 | VSS_2 | power_in | Digital ground pin; all voltages are referenced to VSS. |
| G10 | VSS_9 | power_in | Digital ground pin; all voltages are referenced to VSS. |
| G11 | PG8 | bidirectional | 5 V-tolerant (FT) I/O; default function PG8 with no alternate function listed. |
| G12 | PC6 | bidirectional | 5 V-tolerant (FT) I/O; default function PC6, alternates I2S2_MCK, TIM8_CH1/SDIO_D6 and TIM3_CH1. |
| H1 | PC0 | bidirectional | Standard I/O (not 5 V-tolerant); default function PC0, alternate ADC123_IN10. |
| H2 | PC1 | bidirectional | Standard I/O (not 5 V-tolerant); default function PC1, alternate ADC123_IN11. |
| H3 | PC2 | bidirectional | Standard I/O (not 5 V-tolerant); default function PC2, alternate ADC123_IN12. |
| H4 | PC3 | bidirectional | Standard I/O (not 5 V-tolerant); default function PC3, alternate ADC123_IN13. |
| H5 | VSS_6 | power_in | Digital ground pin; all voltages are referenced to VSS. |
| H6 | VSS_7 | power_in | Digital ground pin; all voltages are referenced to VSS. |
| H7 | VSS_1 | power_in | Digital ground pin; all voltages are referenced to VSS. |
| H8 | PE11 | bidirectional | 5 V-tolerant (FT) I/O; default function PE11, alternates FSMC_D8 and TIM1_CH2. |
| H9 | PD11 | bidirectional | 5 V-tolerant (FT) I/O; default function PD11, alternates FSMC_A16 and USART3_CTS. |
| H10 | PG7 | bidirectional | 5 V-tolerant (FT) I/O; default function PG7, alternate FSMC_INT3. |
| H11 | PG6 | bidirectional | 5 V-tolerant (FT) I/O; default function PG6, alternate FSMC_INT2. |
| H12 | PG5 | bidirectional | 5 V-tolerant (FT) I/O; default function PG5, alternate FSMC_A15. |
| J1 | VSSA | power_in | Analog ground pin for the analog supply domain (VDDA). |
| J2 | PA0-WKUP | bidirectional | Standard I/O (not 5 V-tolerant); default function PA0, with WKUP, USART2_CTS, ADC123_IN0, TIM2_CH1_ETR and TIM5_CH1/TIM8_ETR as alternates. |
| J3 | PA4 | bidirectional | Standard I/O (not 5 V-tolerant); default function PA4, alternates SPI1_NSS, USART2_CK, DAC_OUT1 and ADC12_IN4. |
| J4 | PC4 | bidirectional | Standard I/O (not 5 V-tolerant); default function PC4, alternate ADC12_IN14. |
| J5 | PB2/BOOT1 | bidirectional | 5 V-tolerant (FT) I/O; default function PB2/BOOT1. |
| J6 | PG1 | bidirectional | 5 V-tolerant (FT) I/O; default function PG1, alternate FSMC_A11. |
| J7 | PE10 | bidirectional | 5 V-tolerant (FT) I/O; default function PE10, alternates FSMC_D7 and TIM1_CH2N. |
| J8 | PE12 | bidirectional | 5 V-tolerant (FT) I/O; default function PE12, alternates FSMC_D9 and TIM1_CH3N. |
| J9 | PD10 | bidirectional | 5 V-tolerant (FT) I/O; default function PD10, alternates FSMC_D15 and USART3_CK. |
| J10 | PG4 | bidirectional | 5 V-tolerant (FT) I/O; default function PG4, alternate FSMC_A14. |
| J11 | PG3 | bidirectional | 5 V-tolerant (FT) I/O; default function PG3, alternate FSMC_A13. |
| J12 | PG2 | bidirectional | 5 V-tolerant (FT) I/O; default function PG2, alternate FSMC_A12. |
| K1 | VREF- | power_in | Negative reference voltage for the ADC; VREF- can be internally connected to VSSA depending on the package. |
| K2 | PA1 | bidirectional | Standard I/O (not 5 V-tolerant); default function PA1, alternates USART2_RTS, ADC123_IN1, TIM5_CH2 and TIM2_CH2. |
| K3 | PA5 | bidirectional | Standard I/O (not 5 V-tolerant); default function PA5, alternates SPI1_SCK, DAC_OUT2 and ADC12_IN5. |
| K4 | PC5 | bidirectional | Standard I/O (not 5 V-tolerant); default function PC5, alternate ADC12_IN15. |
| K5 | PF13 | bidirectional | 5 V-tolerant (FT) I/O; default function PF13, alternate FSMC_A7. |
| K6 | PG0 | bidirectional | 5 V-tolerant (FT) I/O; default function PG0, alternate FSMC_A10. |
| K7 | PE9 | bidirectional | 5 V-tolerant (FT) I/O; default function PE9, alternates FSMC_D6 and TIM1_CH1. |
| K8 | PE13 | bidirectional | 5 V-tolerant (FT) I/O; default function PE13, alternates FSMC_D10 and TIM1_CH3. |
| K9 | PD9 | bidirectional | 5 V-tolerant (FT) I/O; default function PD9, alternates FSMC_D14 and USART3_RX. |
| K10 | PD13 | bidirectional | 5 V-tolerant (FT) I/O; default function PD13, alternates FSMC_A18 and TIM4_CH2. |
| K11 | PD14 | bidirectional | 5 V-tolerant (FT) I/O; default function PD14, alternates FSMC_D0 and TIM4_CH3. |
| K12 | PD15 | bidirectional | 5 V-tolerant (FT) I/O; default function PD15, alternates FSMC_D1 and TIM4_CH4. |
| L1 | VREF+ | power_in | Positive reference voltage for the ADC; VREF+ can be internally connected to VDDA depending on the package. |
| L2 | PA2 | bidirectional | Standard I/O (not 5 V-tolerant); default function PA2, alternates USART2_TX, ADC123_IN2, TIM5_CH3 and TIM2_CH3. |
| L3 | PA6 | bidirectional | Standard I/O (not 5 V-tolerant); default function PA6, alternates SPI1_MISO, TIM8_BKIN, ADC12_IN6, TIM3_CH1 and TIM1_BKIN. |
| L4 | PB0 | bidirectional | Standard I/O (not 5 V-tolerant); default function PB0, alternates ADC12_IN8, TIM3_CH3, TIM8_CH2N and TIM1_CH2N. |
| L5 | PF12 | bidirectional | 5 V-tolerant (FT) I/O; default function PF12, alternate FSMC_A6. |
| L6 | PF15 | bidirectional | 5 V-tolerant (FT) I/O; default function PF15, alternate FSMC_A9. |
| L7 | PE8 | bidirectional | 5 V-tolerant (FT) I/O; default function PE8, alternates FSMC_D5 and TIM1_CH1N. |
| L8 | PE14 | bidirectional | 5 V-tolerant (FT) I/O; default function PE14, alternates FSMC_D11 and TIM1_CH4. |
| L9 | PD8 | bidirectional | 5 V-tolerant (FT) I/O; default function PD8, alternates FSMC_D13 and USART3_TX. |
| L10 | PD12 | bidirectional | 5 V-tolerant (FT) I/O; default function PD12, alternates FSMC_A17, TIM4_CH1 and USART3_RTS. |
| L11 | PB14 | bidirectional | 5 V-tolerant (FT) I/O; default function PB14, alternates SPI2_MISO, TIM1_CH2N and USART3_RTS. |
| L12 | PB15 | bidirectional | 5 V-tolerant (FT) I/O; default function PB15, alternates SPI2_MOSI/I2S2_SD and TIM1_CH3N. |
| M1 | VDDA | power_in | Analog supply pin for the ADC; the ADC supply range is 2.4 to 3.6 V. |
| M2 | PA3 | bidirectional | Standard I/O (not 5 V-tolerant); default function PA3, alternates USART2_RX, ADC123_IN3, TIM5_CH4 and TIM2_CH4. |
| M3 | PA7 | bidirectional | Standard I/O (not 5 V-tolerant); default function PA7, alternates SPI1_MOSI, TIM8_CH1N, ADC12_IN7, TIM3_CH2 and TIM1_CH1N. |
| M4 | PB1 | bidirectional | Standard I/O (not 5 V-tolerant); default function PB1, alternates ADC12_IN9, TIM3_CH4, TIM8_CH3N and TIM1_CH3N. |
| M5 | PF11 | bidirectional | 5 V-tolerant (FT) I/O; default function PF11, alternate FSMC_NIOS16. |
| M6 | PF14 | bidirectional | 5 V-tolerant (FT) I/O; default function PF14, alternate FSMC_A8. |
| M7 | PE7 | bidirectional | 5 V-tolerant (FT) I/O; default function PE7, alternates FSMC_D4 and TIM1_ETR. |
| M8 | PE15 | bidirectional | 5 V-tolerant (FT) I/O; default function PE15, alternates FSMC_D12 and TIM1_BKIN. |
| M9 | PB10 | bidirectional | 5 V-tolerant (FT) I/O; default function PB10, alternates I2C2_SCL, USART3_TX and TIM2_CH3. |
| M10 | PB11 | bidirectional | 5 V-tolerant (FT) I/O; default function PB11, alternates I2C2_SDA, USART3_RX and TIM2_CH4. |
| M11 | PB12 | bidirectional | 5 V-tolerant (FT) I/O; default function PB12, alternates SPI2_NSS/I2S2_WS, I2C2_SMBA, USART3_CK and TIM1_BKIN. |
| M12 | PB13 | bidirectional | 5 V-tolerant (FT) I/O; default function PB13, alternates SPI2_SCK/I2S2_CK, USART3_CTS and TIM1_CH1N. |

## Key specifications

| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | LFBGA-144 |
| Category | Embedded Processors & Controllers |
| Pins | 144 |

## CAD (KiCad official)

- Symbol: `STM32F103ZEH7`
- Footprint: `Package_BGA:LFBGA-144_10x10mm_Layout12x12_P0.8mm`
- 3D model: LFBGA-144 (KiCad packages3D, STEP)
- 3D model files: `stm32f103zeh7-etched.step` / `stm32f103zeh7-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `stm32f103zeh7.step` / `stm32f103zeh7.glb` are the bare package body.

## Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

- **Datasheet:** [STMicroelectronics datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588952460480155648) (143 pp, sha256 `c61db5e362b62f2f`, retrieved 2026-10-11, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).

[Datasheet PDF](docs/stm32f103zeh7-datasheet.pdf)