component

STM32F103ZDT6

Public Made by Adom

by adom

STMicroelectronics Microcontrollers (MCU/MPU/SOC), LQFP-144(20x20). Pinout checked against ST's open pin data, KiCad symbol/footprint/3D.

componentembedded processors & controllersstm32f103zdt6factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 16d ago
viewers stm32f103zdt6: viewers · Ray 16d ago
package.json Publish 0.1.0 · Ray 16d ago
page.json Set visibility: public · Ray 16d ago
README.md Publish 0.1.0 · Ray 16d ago
stm32f103zdt6-etched.glb stm32f103zdt6: factory component page (tier=lcsc) · Ray 16d ago
stm32f103zdt6-etched.step stm32f103zdt6: factory component page (tier=lcsc) · Ray 16d ago
stm32f103zdt6-hero.glb stm32f103zdt6: hero GLB from the etched model (keeps the MPN mark) · Ray 16d ago
stm32f103zdt6-hero.overlay.json Publish 0.1.0 · Ray 16d ago
stm32f103zdt6.glb Publish 0.1.0 · Ray 16d ago
stm32f103zdt6.kicad_mod Publish 0.1.0 · Ray 16d ago
stm32f103zdt6.kicad_sym Publish 0.1.0 · Ray 16d ago
stm32f103zdt6.lbr Publish 0.1.0 · Ray 16d ago
stm32f103zdt6.step Publish 0.1.0 · Ray 16d ago

STM32F103ZDT6

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-144(20x20)

STM32F103ZDT6 from STMicroelectronics, in a LQFP-144(20x20). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PE2 bidirectional I/O, 5 V tolerant (FT); default function PE2, alternates TRACECK and FSMC_A23.
2 PE3 bidirectional I/O, 5 V tolerant (FT); default function PE3, alternates TRACED0 and FSMC_A19.
3 PE4 bidirectional I/O, 5 V tolerant (FT); default function PE4, alternates TRACED1 and FSMC_A20.
4 PE5 bidirectional I/O, 5 V tolerant (FT); default function PE5, alternates TRACED2 and FSMC_A21.
5 PE6 bidirectional I/O, 5 V tolerant (FT); default function PE6, alternates TRACED3 and FSMC_A22.
6 VBAT power_in Backup-domain supply for the RTC and backup registers.
7 PC13-TAMPER-RTC bidirectional I/O supplied through the power switch, which sinks at most 3 mA, so output use is limited to 2 MHz with 30 pF maximum load and the pin must not source current such as driving an LED (note 5); alternate function TAMPER-RTC.
8 PC14-OSC32_IN bidirectional I/O supplied through the power switch, limited to 3 mA sink, 2 MHz at 30 pF maximum load and not usable as a current source (note 5); alternate function OSC32_IN.
9 PC15-OSC32_OUT bidirectional I/O supplied through the power switch, limited to 3 mA sink, 2 MHz at 30 pF maximum load and not usable as a current source (note 5); alternate function OSC32_OUT.
10 PF0 bidirectional I/O, 5 V tolerant (FT); default function PF0, alternate FSMC_A0.
11 PF1 bidirectional I/O, 5 V tolerant (FT); default function PF1, alternate FSMC_A1.
12 PF2 bidirectional I/O, 5 V tolerant (FT); default function PF2, alternate FSMC_A2.
13 PF3 bidirectional I/O, 5 V tolerant (FT); default function PF3, alternate FSMC_A3.
14 PF4 bidirectional I/O, 5 V tolerant (FT); default function PF4, alternate FSMC_A4.
15 PF5 bidirectional I/O, 5 V tolerant (FT); default function PF5, alternate FSMC_A5.
16 VSS_5 power_in Digital ground pin; all voltages are referenced to VSS.
17 VDD_5 power_in Digital supply for I/Os and core; application supply range 2.0 to 3.6 V.
18 PF6 bidirectional I/O (not marked 5 V tolerant in the table); default function PF6, alternates ADC3_IN4 and FSMC_NIORD.
19 PF7 bidirectional I/O (not marked 5 V tolerant in the table); default function PF7, alternates ADC3_IN5 and FSMC_NREG.
20 PF8 bidirectional I/O (not marked 5 V tolerant in the table); default function PF8, alternates ADC3_IN6 and FSMC_NIOWR.
21 PF9 bidirectional I/O (not marked 5 V tolerant in the table); default function PF9, alternates ADC3_IN7 and FSMC_CD.
22 PF10 bidirectional I/O (not marked 5 V tolerant in the table); default function PF10, alternates ADC3_IN8 and FSMC_INTR.
23 OSC_IN input Input of the 4-to-16 MHz high-speed external crystal oscillator (HSE).
24 OSC_OUT output Output of the 4-to-16 MHz high-speed external crystal oscillator (HSE).
25 NRST bidirectional Active-low reset pin; its characteristics are given in Section 5.3.15 (NRST pin characteristics).
26 PC0 bidirectional I/O; default function PC0, alternate ADC123_IN10 analog input.
27 PC1 bidirectional I/O; default function PC1, alternate ADC123_IN11 analog input.
28 PC2 bidirectional I/O; default function PC2, alternate ADC123_IN12 analog input.
29 PC3 bidirectional I/O; default function PC3, alternate ADC123_IN13 analog input.
30 VSSA power_in Analog ground reference for the ADC and reference section.
31 VREF- power_in Negative ADC reference voltage; can be internally connected to VSSA depending on package (Table 59 note 3).
32 VREF+ power_in Positive ADC reference voltage, 2.4 V to VDDA; can be internally connected to VDDA depending on package (Table 59).
33 VDDA power_in Analog supply for the ADC, 2.4 V to 3.6 V (Table 59).
34 PA0-WKUP bidirectional I/O; default function PA0 with wake-up input WKUP, alternates USART2_CTS, ADC123_IN0, TIM2_CH1_ETR and TIM5_CH1/TIM8_ETR.
35 PA1 bidirectional I/O; default function PA1, alternates USART2_RTS, ADC123_IN1, TIM5_CH2 and TIM2_CH2.
36 PA2 bidirectional I/O; default function PA2, alternates USART2_TX, TIM5_CH3, ADC123_IN2 and TIM2_CH3.
37 PA3 bidirectional I/O; default function PA3, alternates USART2_RX, TIM5_CH4, ADC123_IN3 and TIM2_CH4.
38 VSS_4 power_in Digital ground pin; all voltages are referenced to VSS.
39 VDD_4 power_in Digital supply for I/Os and core; application supply range 2.0 to 3.6 V.
40 PA4 bidirectional I/O; default function PA4, alternates SPI1_NSS, USART2_CK, DAC_OUT1 and ADC12_IN4.
41 PA5 bidirectional I/O; default function PA5, alternates SPI1_SCK, DAC_OUT2 and ADC12_IN5.
42 PA6 bidirectional I/O; default function PA6, alternates SPI1_MISO, TIM8_BKIN, ADC12_IN6, TIM3_CH1 and TIM1_BKIN.
43 PA7 bidirectional I/O; default function PA7, alternates SPI1_MOSI, TIM8_CH1N, ADC12_IN7, TIM3_CH2 and TIM1_CH1N.
44 PC4 bidirectional I/O; default function PC4, alternate ADC12_IN14 analog input.
45 PC5 bidirectional I/O; default function PC5, alternate ADC12_IN15 analog input.
46 PB0 bidirectional I/O; default function PB0, alternates ADC12_IN8, TIM3_CH3, TIM8_CH2N and TIM1_CH2N.
47 PB1 bidirectional I/O; default function PB1, alternates ADC12_IN9, TIM3_CH4, TIM8_CH3N and TIM1_CH3N.
48 PB2 bidirectional I/O, 5 V tolerant (FT); default function PB2/BOOT1.
49 PF11 bidirectional I/O, 5 V tolerant (FT); default function PF11, alternate FSMC_NIOS16.
50 PF12 bidirectional I/O, 5 V tolerant (FT); default function PF12, alternate FSMC_A6.
51 VSS_6 power_in Digital ground pin; all voltages are referenced to VSS.
52 VDD_6 power_in Digital supply for I/Os and core; application supply range 2.0 to 3.6 V.
53 PF13 bidirectional I/O, 5 V tolerant (FT); default function PF13, alternate FSMC_A7.
54 PF14 bidirectional I/O, 5 V tolerant (FT); default function PF14, alternate FSMC_A8.
55 PF15 bidirectional I/O, 5 V tolerant (FT); default function PF15, alternate FSMC_A9.
56 PG0 bidirectional I/O, 5 V tolerant (FT); default function PG0, alternate FSMC_A10.
57 PG1 bidirectional I/O, 5 V tolerant (FT); default function PG1, alternate FSMC_A11.
58 PE7 bidirectional I/O, 5 V tolerant (FT); default function PE7, alternates FSMC_D4 and TIM1_ETR.
59 PE8 bidirectional I/O, 5 V tolerant (FT); default function PE8, alternates FSMC_D5 and TIM1_CH1N.
60 PE9 bidirectional I/O, 5 V tolerant (FT); default function PE9, alternates FSMC_D6 and TIM1_CH1.
61 VSS_7 power_in Digital ground pin; all voltages are referenced to VSS.
62 VDD_7 power_in Digital supply for I/Os and core; application supply range 2.0 to 3.6 V.
63 PE10 bidirectional I/O, 5 V tolerant (FT); default function PE10, alternates FSMC_D7 and TIM1_CH2N.
64 PE11 bidirectional I/O, 5 V tolerant (FT); default function PE11, alternates FSMC_D8 and TIM1_CH2.
65 PE12 bidirectional I/O, 5 V tolerant (FT); default function PE12, alternates FSMC_D9 and TIM1_CH3N.
66 PE13 bidirectional I/O, 5 V tolerant (FT); default function PE13, alternates FSMC_D10 and TIM1_CH3.
67 PE14 bidirectional I/O, 5 V tolerant (FT); default function PE14, alternates FSMC_D11 and TIM1_CH4.
68 PE15 bidirectional I/O, 5 V tolerant (FT); default function PE15, alternates FSMC_D12 and TIM1_BKIN.
69 PB10 bidirectional I/O, 5 V tolerant (FT); default function PB10, alternates I2C2_SCL, USART3_TX and TIM2_CH3.
70 PB11 bidirectional I/O, 5 V tolerant (FT); default function PB11, alternates I2C2_SDA, USART3_RX and TIM2_CH4.
71 VSS_1 power_in Digital ground pin; all voltages are referenced to VSS.
72 VDD_1 power_in Digital supply for I/Os and core; application supply range 2.0 to 3.6 V.
73 PB12 bidirectional I/O, 5 V tolerant (FT); default function PB12, alternates SPI2_NSS, I2S2_WS, I2C2_SMBA, USART3_CK and TIM1_BKIN.
74 PB13 bidirectional I/O, 5 V tolerant (FT); default function PB13, alternates SPI2_SCK, I2S2_CK, USART3_CTS and TIM1_CH1N.
75 PB14 bidirectional I/O, 5 V tolerant (FT); default function PB14, alternates SPI2_MISO, TIM1_CH2N and USART3_RTS.
76 PB15 bidirectional I/O, 5 V tolerant (FT); default function PB15, alternates SPI2_MOSI, I2S2_SD and TIM1_CH3N.
77 PD8 bidirectional I/O, 5 V tolerant (FT); default function PD8, alternates FSMC_D13 and USART3_TX.
78 PD9 bidirectional I/O, 5 V tolerant (FT); default function PD9, alternates FSMC_D14 and USART3_RX.
79 PD10 bidirectional I/O, 5 V tolerant (FT); default function PD10, alternates FSMC_D15 and USART3_CK.
80 PD11 bidirectional I/O, 5 V tolerant (FT); default function PD11, alternates FSMC_A16 and USART3_CTS.
81 PD12 bidirectional I/O, 5 V tolerant (FT); default function PD12, alternates FSMC_A17, TIM4_CH1 and USART3_RTS.
82 PD13 bidirectional I/O, 5 V tolerant (FT); default function PD13, alternates FSMC_A18 and TIM4_CH2.
83 VSS_8 power_in Digital ground pin; all voltages are referenced to VSS.
84 VDD_8 power_in Digital supply for I/Os and core; application supply range 2.0 to 3.6 V.
85 PD14 bidirectional I/O, 5 V tolerant (FT); default function PD14, alternates FSMC_D0 and TIM4_CH3.
86 PD15 bidirectional I/O, 5 V tolerant (FT); default function PD15, alternates FSMC_D1 and TIM4_CH4.
87 PG2 bidirectional I/O, 5 V tolerant (FT); default function PG2, alternate FSMC_A12.
88 PG3 bidirectional I/O, 5 V tolerant (FT); default function PG3, alternate FSMC_A13.
89 PG4 bidirectional I/O, 5 V tolerant (FT); default function PG4, alternate FSMC_A14.
90 PG5 bidirectional I/O, 5 V tolerant (FT); default function PG5, alternate FSMC_A15.
91 PG6 bidirectional I/O, 5 V tolerant (FT); default function PG6, alternate FSMC_INT2.
92 PG7 bidirectional I/O, 5 V tolerant (FT); default function PG7, alternate FSMC_INT3.
93 PG8 bidirectional I/O, 5 V tolerant (FT); default function PG8, no alternate function listed in the table.
94 VSS_9 power_in Digital ground pin; all voltages are referenced to VSS.
95 VDD_9 power_in Digital supply for I/Os and core; application supply range 2.0 to 3.6 V.
96 PC6 bidirectional I/O, 5 V tolerant (FT); default function PC6, alternates I2S2_MCK, TIM8_CH1, SDIO_D6 and TIM3_CH1.
97 PC7 bidirectional I/O, 5 V tolerant (FT); default function PC7, alternates I2S3_MCK, TIM8_CH2, SDIO_D7 and TIM3_CH2.
98 PC8 bidirectional I/O, 5 V tolerant (FT); default function PC8, alternates TIM8_CH3, SDIO_D0 and TIM3_CH3.
99 PC9 bidirectional I/O, 5 V tolerant (FT); default function PC9, alternates TIM8_CH4, SDIO_D1 and TIM3_CH4.
100 PA8 bidirectional I/O, 5 V tolerant (FT); default function PA8, alternates USART1_CK, TIM1_CH1 and MCO.
101 PA9 bidirectional I/O, 5 V tolerant (FT); default function PA9, alternates USART1_TX and TIM1_CH2.
102 PA10 bidirectional I/O, 5 V tolerant (FT); default function PA10, alternates USART1_RX and TIM1_CH3.
103 PA11 bidirectional I/O, 5 V tolerant (FT); default function PA11, alternates USART1_CTS, USBDM, CAN_RX and TIM1_CH4.
104 PA12 bidirectional I/O, 5 V tolerant (FT); default function PA12, alternates USART1_RTS, USBDP, CAN_TX and TIM1_ETR.
105 PA13 bidirectional I/O, 5 V tolerant (FT); default function JTMS-SWDIO (serial wire debug data).
106 NC unconnected Marked 'Not connected' in the LQFP144 pin definition column.
107 VSS_2 power_in Digital ground pin; all voltages are referenced to VSS.
108 VDD_2 power_in Digital supply for I/Os and core; application supply range 2.0 to 3.6 V.
109 PA14 bidirectional I/O, 5 V tolerant (FT); default function JTCK-SWCLK (serial wire debug clock).
110 PA15 bidirectional I/O, 5 V tolerant (FT); default function JTDI, alternates SPI3_NSS, I2S3_WS, TIM2_CH1_ETR and SPI1_NSS (PA15 remap).
111 PC10 bidirectional I/O, 5 V tolerant (FT); default function PC10, alternates UART4_TX, SDIO_D2 and USART3_TX.
112 PC11 bidirectional I/O, 5 V tolerant (FT); default function PC11, alternates UART4_RX, SDIO_D3 and USART3_RX.
113 PC12 bidirectional I/O, 5 V tolerant (FT); default function PC12, alternates UART5_TX, SDIO_CK and USART3_CK.
114 PD0 bidirectional I/O, 5 V tolerant (FT); on LQFP144 PD0 is available by default with no remap needed (note 9), alternates FSMC_D2 and CAN_RX.
115 PD1 bidirectional I/O, 5 V tolerant (FT); on LQFP144 PD1 is available by default with no remap needed (note 9), alternates FSMC_D3 and CAN_TX.
116 PD2 bidirectional I/O, 5 V tolerant (FT); default function PD2, alternates TIM3_ETR, UART5_RX and SDIO_CMD.
117 PD3 bidirectional I/O, 5 V tolerant (FT); default function PD3, alternates FSMC_CLK and USART2_CTS.
118 PD4 bidirectional I/O, 5 V tolerant (FT); default function PD4, alternates FSMC_NOE and USART2_RTS.
119 PD5 bidirectional I/O, 5 V tolerant (FT); default function PD5, alternates FSMC_NWE and USART2_TX.
120 VSS_10 power_in Digital ground pin; all voltages are referenced to VSS.
121 VDD_10 power_in Digital supply for I/Os and core; application supply range 2.0 to 3.6 V.
122 PD6 bidirectional I/O, 5 V tolerant (FT); default function PD6, alternates FSMC_NWAIT and USART2_RX.
123 PD7 bidirectional I/O, 5 V tolerant (FT); default function PD7, alternates FSMC_NE1/FSMC_NCE2 and USART2_CK.
124 PG9 bidirectional I/O, 5 V tolerant (FT); default function PG9, alternate FSMC_NE2/FSMC_NCE3.
125 PG10 bidirectional I/O, 5 V tolerant (FT); default function PG10, alternates FSMC_NCE4_1/FSMC_NE3.
126 PG11 bidirectional I/O, 5 V tolerant (FT); default function PG11, alternate FSMC_NCE4_2.
127 PG12 bidirectional I/O, 5 V tolerant (FT); default function PG12, alternate FSMC_NE4.
128 PG13 bidirectional I/O, 5 V tolerant (FT); default function PG13, alternate FSMC_A24.
129 PG14 bidirectional I/O, 5 V tolerant (FT); default function PG14, alternate FSMC_A25.
130 VSS_11 power_in Digital ground pin; all voltages are referenced to VSS.
131 VDD_11 power_in Digital supply for I/Os and core; application supply range 2.0 to 3.6 V.
132 PG15 bidirectional I/O, 5 V tolerant (FT); default function PG15, no alternate function listed in the table.
133 PB3 bidirectional I/O, 5 V tolerant (FT); default function JTDO, alternates SPI3_SCK, I2S3_CK, TRACESWO, TIM2_CH2 and SPI1_SCK.
134 PB4 bidirectional I/O, 5 V tolerant (FT); default function NJTRST, alternates SPI3_MISO, TIM3_CH1 and SPI1_MISO.
135 PB5 bidirectional I/O (not marked 5 V tolerant in the table); default function PB5, alternates I2C1_SMBA, SPI3_MOSI, I2S3_SD, TIM3_CH2 and SPI1_MOSI.
136 PB6 bidirectional I/O, 5 V tolerant (FT); default function PB6, alternates I2C1_SCL, TIM4_CH1 and USART1_TX.
137 PB7 bidirectional I/O, 5 V tolerant (FT); default function PB7, alternates I2C1_SDA, FSMC_NADV, TIM4_CH2 and USART1_RX.
138 BOOT0 input Boot-mode selection input; the boot mode behaviour is described in the Boot modes section (2.3.10).
139 PB8 bidirectional I/O, 5 V tolerant (FT); default function PB8, alternates TIM4_CH3, SDIO_D4, I2C1_SCL and CAN_RX.
140 PB9 bidirectional I/O, 5 V tolerant (FT); default function PB9, alternates TIM4_CH4, SDIO_D5, I2C1_SDA and CAN_TX.
141 PE0 bidirectional I/O, 5 V tolerant (FT); default function PE0, alternates TIM4_ETR and FSMC_NBL0.
142 PE1 bidirectional I/O, 5 V tolerant (FT); default function PE1, alternate FSMC_NBL1.
143 VSS_3 power_in Digital ground pin; all voltages are referenced to VSS.
144 VDD_3 power_in Digital supply for I/Os and core; application supply range 2.0 to 3.6 V.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-144(20x20)
Category Embedded Processors & Controllers
Pins 144

CAD (KiCad official)

  • Symbol: STM32F103ZDT6
  • Footprint: Package_QFP:LQFP-144_20x20mm_P0.5mm
  • 3D model: LQFP-144(20x20) (KiCad packages3D, STEP)
  • 3D model files: stm32f103zdt6-etched.step / stm32f103zdt6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32f103zdt6.step / stm32f103zdt6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (130 pp, sha256 6cc345d224870bff, retrieved 2026-10-11, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF