Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

STM32F103C6T7A

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-48(7x7)

STM32F103C6T7A from STMicroelectronics, in a LQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VBAT power_in Backup power supply for RTC and backup registers, 1.8 to 3.6 V
2 PC13-TAMPER-RTC bidirectional GPIO port C pin 13 with TAMPER-RTC function, output current limited to 3 mA maximum, speed not to exceed 2 MHz with 30 pF load
3 PC14-OSC32_IN bidirectional GPIO port C pin 14, external 32 kHz oscillator input pin
4 PC15-OSC32_OUT bidirectional GPIO port C pin 15, external 32 kHz oscillator output pin
5 OSC_IN input High-speed external clock input pin for 4 to 16 MHz crystal/ceramic resonator oscillator
6 OSC_OUT output High-speed external clock output pin for 4 to 16 MHz crystal/ceramic resonator oscillator
7 NRST bidirectional Active low external reset pin with integrated pull-up resistor and Schmitt trigger input, filtered 100 ns minimum
8 VSSA power_in Analog ground reference for ADC and internal circuitry, must be connected to VSS
9 VDDA power_in Analog power supply for ADC and internal reference voltage, 2.4 to 3.6 V when ADC is used
10 PA0-WKUP bidirectional GPIO port A pin 0 with wakeup capability from Standby mode, alternate functions include USART2_CTS, ADC12_IN0, TIM2_CH1_ETR
11 PA1 bidirectional GPIO port A pin 1, alternate functions include USART2_RTS, ADC12_IN1, TIM2_CH2
12 PA2 bidirectional GPIO port A pin 2, alternate functions include USART2_TX, ADC12_IN2, TIM2_CH3
13 PA3 bidirectional GPIO port A pin 3, alternate functions include USART2_RX, ADC12_IN3, TIM2_CH4
14 PA4 bidirectional GPIO port A pin 4, alternate functions include SPI1_NSS, USART2_CK, ADC12_IN4
15 PA5 bidirectional GPIO port A pin 5, alternate functions include SPI1_SCK, ADC12_IN5
16 PA6 bidirectional 5 V tolerant GPIO port A pin 6, alternate functions include SPI1_MISO (default), ADC12_IN6, TIM3_CH1, TIM1_BKIN (remap)
17 PA7 bidirectional 5 V tolerant GPIO port A pin 7, alternate functions include SPI1_MOSI (default), ADC12_IN7, TIM3_CH2, TIM1_CH1N (remap)
18 PB0 bidirectional GPIO port B pin 0, alternate functions include ADC12_IN8, TIM3_CH3 (default), TIM1_CH2N (remap)
19 PB1 bidirectional GPIO port B pin 1, alternate functions include ADC12_IN9, TIM3_CH4 (default), TIM1_CH3N (remap)
20 PB2 bidirectional 5 V tolerant GPIO port B pin 2 with BOOT1 functionality
21 PB10 bidirectional 5 V tolerant GPIO port B pin 10, alternate functions include TIM2_CH3 (remap)
22 PB11 bidirectional 5 V tolerant GPIO port B pin 11, alternate functions include TIM2_CH4 (remap)
23 VSS_1 power_in Ground reference for main power supply
24 VDD_1 power_in Main power supply for I/Os and core, 2.0 to 3.6 V
25 PB12 bidirectional 5 V tolerant GPIO port B pin 12, alternate functions include TIM1_BKIN
26 PB13 bidirectional 5 V tolerant GPIO port B pin 13, alternate functions include TIM1_CH1N
27 PB14 bidirectional 5 V tolerant GPIO port B pin 14, alternate functions include TIM1_CH2N
28 PB15 bidirectional 5 V tolerant GPIO port B pin 15, alternate functions include TIM1_CH3N
29 PA8 bidirectional 5 V tolerant GPIO port A pin 8, alternate functions include USART1_CK, TIM1_CH1, MCO (microcontroller clock output)
30 PA9 bidirectional 5 V tolerant GPIO port A pin 9, alternate functions include USART1_TX (default), TIM1_CH2 (default)
31 PA10 bidirectional 5 V tolerant GPIO port A pin 10, alternate functions include USART1_RX (default), TIM1_CH3
32 PA11 bidirectional 5 V tolerant GPIO port A pin 11, alternate functions include USART1_CTS, CAN_RX (default), TIM1_CH4, USBDM
33 PA12 bidirectional 5 V tolerant GPIO port A pin 12, alternate functions include USART1_RTS, CAN_TX (default), TIM1_ETR, USBDP
34 PA13 bidirectional 5 V tolerant JTMS/SWDIO debug pin for JTAG and serial wire debug interface
35 VSS_2 power_in Ground reference for main power supply
36 VDD_2 power_in Main power supply for I/Os and core, 2.0 to 3.6 V
37 PA14 bidirectional 5 V tolerant JTCK/SWCLK debug pin for JTAG and serial wire debug interface
38 PA15 bidirectional 5 V tolerant JTDI debug pin, alternate functions include TIM2_CH1_ETR (remap), SPI1_NSS (remap)
39 PB3 bidirectional 5 V tolerant JTDO debug pin, alternate functions include TIM2_CH2 (remap), TRACESWO (remap)
40 PB4 bidirectional 5 V tolerant NJTRST debug pin, alternate functions include TIM3_CH1 (remap), SPI1_MISO (remap)
41 PB5 bidirectional GPIO port B pin 5, alternate functions include I2C1_SMBA, TIM3_CH2 (remap), SPI1_MOSI (remap)
42 PB6 bidirectional 5 V tolerant GPIO port B pin 6, alternate functions include I2C1_SCL (default), USART1_TX
43 PB7 bidirectional 5 V tolerant GPIO port B pin 7, alternate functions include I2C1_SDA (default), USART1_RX
44 BOOT0 input Boot mode selection pin sampled at power-up and external reset to select boot from User Flash, System Memory, or embedded SRAM
45 PB8 bidirectional 5 V tolerant GPIO port B pin 8, alternate functions include I2C1_SCL (remap), CAN_RX (remap)
46 PB9 bidirectional 5 V tolerant GPIO port B pin 9, alternate functions include I2C1_SDA (remap), CAN_TX (remap)
47 VSS_3 power_in Ground reference for main power supply
48 VDD_3 power_in Main power supply for I/Os and core, 2.0 to 3.6 V

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-48(7x7)
Category Embedded Processors & Controllers
Pins 48

CAD (KiCad official)

  • Symbol: STM32F103C6T7A
  • Footprint: Package_QFP:LQFP-48_7x7mm_P0.5mm
  • 3D model: LQFP-48(7x7) (KiCad packages3D, STEP)
  • 3D model files: stm32f103c6t7a-etched.step / stm32f103c6t7a-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32f103c6t7a.step / stm32f103c6t7a.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (99 pp, sha256 31ab1fe3de6e6cf3, retrieved 2026-09-24, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF