main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs stm32f100vct6b: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
viewers stm32f100vct6b: viewers · Ray 4d ago
package.json Publish 0.1.0 · Ray 4d ago
page.json Set visibility: public · Ray 4d ago
README.md Initial commit: component/stm32f100vct6b · Ray 4d ago
stm32f100vct6b-etched.fit.json stm32f100vct6b: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
stm32f100vct6b-etched.glb stm32f100vct6b: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
stm32f100vct6b-etched.step stm32f100vct6b: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
stm32f100vct6b.glb Publish 0.1.0 · Ray 4d ago
stm32f100vct6b.kicad_mod Publish 0.1.0 · Ray 4d ago
stm32f100vct6b.kicad_sym Publish 0.1.0 · Ray 4d ago
stm32f100vct6b.lbr Publish 0.1.0 · Ray 4d ago
stm32f100vct6b.step Publish 0.1.0 · Ray 4d ago

STM32F100VCT6B

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-100(14x14)

STM32F100VCT6B from STMicroelectronics, in a LQFP-100(14x14). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PE2 bidirectional GPIO port E pin 2, with alternate functions TRACECK and FSMC_A23.
2 PE3 bidirectional GPIO port E pin 3, with alternate functions TRACED0 and FSMC_A19.
3 PE4 bidirectional GPIO port E pin 4, with alternate functions TRACED1 and FSMC_A20.
4 PE5 bidirectional GPIO port E pin 5, with alternate functions TRACED2 and FSMC_A21.
5 PE6 bidirectional GPIO port E pin 6, with alternate functions TRACED3 and FSMC_A22.
6 VBAT power_in Battery backup power supply pin for RTC and backup registers.
7 PC13-TAMPER-RTC bidirectional GPIO port C pin 13 with RTC tamper detection capability.
8 PC14-OSC32_IN bidirectional GPIO port C pin 14 with alternate function for 32 kHz oscillator input.
9 PC15-OSC32_OUT bidirectional GPIO port C pin 15 with alternate function for 32 kHz oscillator output.
10 VSS_5 power_in Ground supply pin 5.
11 VDD_5 power_in Main supply pin 5, 2.0 to 3.6 V.
12 OSC_IN input Input for external crystal oscillator, 4-24 MHz; can be remapped to PD0.
13 OSC_OUT output Output for external crystal oscillator; can be remapped to PD1.
14 NRST bidirectional Active-low reset pin with internal pull-up and filter.
15 PC0 bidirectional GPIO port C pin 0 with alternate function ADC_IN10.
16 PC1 bidirectional GPIO port C pin 1 with alternate function ADC_IN11.
17 PC2 bidirectional GPIO port C pin 2 with alternate function ADC_IN12.
18 PC3 bidirectional GPIO port C pin 3 with alternate function ADC_IN13.
19 VSSA power_in Analog ground supply pin.
20 VREF- power_in Negative reference voltage for ADC, typically connected to VSSA.
21 VREF+ power_in Positive reference voltage for ADC, typical 2.0 to 3.6 V.
22 VDDA power_in Analog power supply pin, 2.0 to 3.6 V.
23 PA0-WKUP bidirectional GPIO port A pin 0 with wake-up capability and alternate functions including USART2_CTS and ADC_IN0.
24 PA1 bidirectional GPIO port A pin 1 with alternate functions USART2_RTS, ADC_IN1, and TIM5_CH2.
25 PA2 bidirectional GPIO port A pin 2 with alternate functions USART2_TX, TIM5_CH3, and ADC_IN2.
26 PA3 bidirectional GPIO port A pin 3 with alternate functions USART2_RX, TIM5_CH4, and ADC_IN3.
27 VSS_4 power_in Ground supply pin 4.
28 VDD_4 power_in Main supply pin 4, 2.0 to 3.6 V.
29 PA4 bidirectional GPIO port A pin 4 with alternate functions SPI1_NSS, USART2_CK, and DAC_OUT1.
30 PA5 bidirectional GPIO port A pin 5 with alternate functions SPI1_SCK and DAC_OUT2.
31 PA6 bidirectional GPIO port A pin 6 with alternate functions SPI1_MISO, ADC_IN6, and TIM3_CH1.
32 PA7 bidirectional GPIO port A pin 7 with alternate functions SPI1_MOSI, ADC_IN7, and TIM3_CH2.
33 PC4 bidirectional GPIO port C pin 4 with alternate functions ADC_IN14 and TIM12_CH1.
34 PC5 bidirectional GPIO port C pin 5 with alternate functions ADC_IN15 and TIM12_CH2.
35 PB0 bidirectional GPIO port B pin 0 with alternate functions ADC_IN8 and TIM3_CH3.
36 PB1 bidirectional GPIO port B pin 1 with alternate functions ADC_IN9 and TIM3_CH4.
37 PB2 bidirectional GPIO port B pin 2 with BOOT1 function, 5 V tolerant.
38 PE7 bidirectional GPIO port E pin 7, 5 V tolerant, with alternate functions FSMC_D4 and TIM1_ETR.
39 PE8 bidirectional GPIO port E pin 8, 5 V tolerant, with alternate functions FSMC_D5 and TIM1_CH1N.
40 PE9 bidirectional GPIO port E pin 9, 5 V tolerant, with alternate functions FSMC_D6 and TIM1_CH1.
41 PE10 bidirectional GPIO port E pin 10, 5 V tolerant, with alternate functions FSMC_D7 and TIM1_CH2N.
42 PE11 bidirectional GPIO port E pin 11, 5 V tolerant, with alternate functions FSMC_D8 and TIM1_CH2.
43 PE12 bidirectional GPIO port E pin 12, 5 V tolerant, with alternate functions FSMC_D9 and TIM1_CH3N.
44 PE13 bidirectional GPIO port E pin 13, 5 V tolerant, with alternate functions FSMC_D10 and TIM1_CH3.
45 PE14 bidirectional GPIO port E pin 14, 5 V tolerant, with alternate functions FSMC_D11 and TIM1_CH4.
46 PE15 bidirectional GPIO port E pin 15, 5 V tolerant, with alternate functions FSMC_D12 and TIM1_BKIN.
47 PB10 bidirectional GPIO port B pin 10, 5 V tolerant, with alternate functions I2C2_SCL, USART3_TX, and HDMI_CEC.
48 PB11 bidirectional GPIO port B pin 11, 5 V tolerant, with alternate functions I2C2_SDA and USART3_RX.
49 VSS_1 power_in Ground supply pin 1.
50 VDD_1 power_in Main supply pin 1, 2.0 to 3.6 V.
51 PB12 bidirectional GPIO port B pin 12, 5 V tolerant, with alternate functions SPI2_NSS, I2C2_SMBA, and USART3_CK.
52 PB13 bidirectional GPIO port B pin 13, 5 V tolerant, with alternate functions SPI2_SCK, USART3_CTS, and TIM1_CH1N.
53 PB14 bidirectional GPIO port B pin 14, 5 V tolerant, with alternate functions SPI2_MISO, TIM1_CH2N, and USART3_RTS.
54 PB15 bidirectional GPIO port B pin 15, 5 V tolerant, with alternate functions SPI2_MOSI, TIM1_CH3N, and TIM15_CH1N.
55 PD8 bidirectional GPIO port D pin 8, 5 V tolerant, with alternate functions FSMC_D13 and USART3_TX.
56 PD9 bidirectional GPIO port D pin 9, 5 V tolerant, with alternate functions FSMC_D14 and USART3_RX.
57 PD10 bidirectional GPIO port D pin 10, 5 V tolerant, with alternate functions FSMC_D15 and USART3_CK.
58 PD11 bidirectional GPIO port D pin 11, 5 V tolerant, with alternate functions FSMC_A16 and USART3_CTS.
59 PD12 bidirectional GPIO port D pin 12, 5 V tolerant, with alternate functions FSMC_A17, TIM4_CH1, and USART3_RTS.
60 PD13 bidirectional GPIO port D pin 13, 5 V tolerant, with alternate functions FSMC_A18 and TIM4_CH2.
61 PD14 bidirectional GPIO port D pin 14, 5 V tolerant, with alternate functions FSMC_D0 and TIM4_CH3.
62 PD15 bidirectional GPIO port D pin 15, 5 V tolerant, with alternate functions FSMC_D1 and TIM4_CH4.
63 PC6 bidirectional GPIO port C pin 6, 5 V tolerant, with alternate function TIM3_CH1.
64 PC7 bidirectional GPIO port C pin 7, 5 V tolerant, with alternate function TIM3_CH2.
65 PC8 bidirectional GPIO port C pin 8, 5 V tolerant, with alternate functions TIM13_CH1 and TIM3_CH3.
66 PC9 bidirectional GPIO port C pin 9, 5 V tolerant, with alternate functions TIM14_CH1 and TIM3_CH4.
67 PA8 bidirectional GPIO port A pin 8, 5 V tolerant, with alternate functions USART1_CK, TIM1_CH1, and MCO.
68 PA9 bidirectional GPIO port A pin 9, 5 V tolerant, with alternate functions USART1_TX, TIM1_CH2, and TIM15_BKIN.
69 PA10 bidirectional GPIO port A pin 10, 5 V tolerant, with alternate functions USART1_RX, TIM1_CH3, and TIM17_BKIN.
70 PA11 bidirectional GPIO port A pin 11, 5 V tolerant, with alternate functions USART1_CTS and TIM1_CH4.
71 PA12 bidirectional GPIO port A pin 12, 5 V tolerant, with alternate functions USART1_RTS and TIM1_ETR.
72 PA13 bidirectional GPIO port A pin 13, 5 V tolerant, with debug function JTMS-SWDIO.
73 NC unconnected Not connected.
74 VSS_2 power_in Ground supply pin 2.
75 VDD_2 power_in Main supply pin 2, 2.0 to 3.6 V.
76 PA14 bidirectional GPIO port A pin 14, 5 V tolerant, with debug function JTCK-SWCLK.
77 PA15 bidirectional GPIO port A pin 15, 5 V tolerant, with alternate functions JTDI, SPI3_NSS, and TIM2_CH1_ETR.
78 PC10 bidirectional GPIO port C pin 10, 5 V tolerant, with alternate functions UART4_TX and USART3_TX.
79 PC11 bidirectional GPIO port C pin 11, 5 V tolerant, with alternate functions UART4_RX and USART3_RX.
80 PC12 bidirectional GPIO port C pin 12, 5 V tolerant, with alternate functions UART5_TX and USART3_CK.
81 PD0 bidirectional GPIO port D pin 0, 5 V tolerant, with alternate function FSMC_D2.
82 PD1 bidirectional GPIO port D pin 1, 5 V tolerant, with alternate function FSMC_D3.
83 PD2 bidirectional GPIO port D pin 2, 5 V tolerant, with alternate functions TIM3_ETR and UART5_RX.
84 PD3 bidirectional GPIO port D pin 3, 5 V tolerant, with alternate functions FSMC_CLK and USART2_CTS.
85 PD4 bidirectional GPIO port D pin 4, 5 V tolerant, with alternate functions FSMC_NOE and USART2_RTS.
86 PD5 bidirectional GPIO port D pin 5, 5 V tolerant, with alternate functions FSMC_NWE and USART2_TX.
87 PD6 bidirectional GPIO port D pin 6, 5 V tolerant, with alternate functions FSMC_NWAIT and USART2_RX.
88 PD7 bidirectional GPIO port D pin 7, 5 V tolerant, with alternate functions FSMC_NE1 and USART2_CK.
89 PB3 bidirectional GPIO port B pin 3, 5 V tolerant, with debug function JTDO and alternate functions SPI3_SCK and TIM2_CH2.
90 PB4 bidirectional GPIO port B pin 4, 5 V tolerant, with debug function NJTRST and alternate functions SPI3_MISO and TIM3_CH1.
91 PB5 bidirectional GPIO port B pin 5 with alternate functions I2C1_SMBA, SPI3_MOSI, and TIM3_CH2.
92 PB6 bidirectional GPIO port B pin 6, 5 V tolerant, with alternate functions I2C1_SCL, TIM4_CH1, and USART1_TX.
93 PB7 bidirectional GPIO port B pin 7, 5 V tolerant, with alternate functions I2C1_SDA, FSMC_NADV, TIM4_CH2, and USART1_RX.
94 BOOT0 input Boot mode selection pin, sampled at device reset to select boot from flash or system memory.
95 PB8 bidirectional GPIO port B pin 8, 5 V tolerant, with alternate functions TIM4_CH3, TIM16_CH1, HDMI_CEC, and I2C1_SCL.
96 PB9 bidirectional GPIO port B pin 9, 5 V tolerant, with alternate functions TIM4_CH4, TIM17_CH1, and I2C1_SDA.
97 PE0 bidirectional GPIO port E pin 0, 5 V tolerant, with alternate functions TIM4_ETR and FSMC_NBL0.
98 PE1 bidirectional GPIO port E pin 1, 5 V tolerant, with alternate function FSMC_NBL1.
99 VSS_3 power_in Ground supply pin 3.
100 VDD_3 power_in Main supply pin 3, 2.0 to 3.6 V.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-100(14x14)
Category Embedded Processors & Controllers
Pins 100

CAD (KiCad official)

  • Symbol: STM32F100VCT6B
  • Footprint: Package_QFP:LQFP-100_14x14mm_P0.5mm
  • 3D model: LQFP-100(14x14) (KiCad packages3D, STEP)
  • 3D model files: stm32f100vct6b-etched.step / stm32f100vct6b-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32f100vct6b.step / stm32f100vct6b.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (98 pp, sha256 2fd90aa8b96eaffa, retrieved 2026-10-01, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF