Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

STM32F100RET6B

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-64(10x10)

STM32F100RET6B from STMicroelectronics, in a LQFP-64(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VBAT power_in Backup-domain supply input for the RTC and backup registers.
2 PC13-TAMPER-RTC bidirectional PC13 I/O is supplied through the power switch, which sinks at most 3 mA, so output speed is limited to 2 MHz with 30 pF maximum load and it must not be used as a current source such as an LED driver.
3 PC14-OSC32_IN bidirectional PC14 I/O is supplied through the power switch, which sinks at most 3 mA, so output speed is limited to 2 MHz with 30 pF maximum load and it must not be used as a current source; its alternate function is the 32 kHz oscillator input OSC32_IN.
4 PC15-OSC32_OUT bidirectional PC15 I/O is supplied through the power switch, which sinks at most 3 mA, so output speed is limited to 2 MHz with 30 pF maximum load and it must not be used as a current source; its alternate function is the 32 kHz oscillator output OSC32_OUT.
5 OSC_IN input Input of the 4-to-24 MHz crystal oscillator; on LQFP64 this pin is OSC_IN after reset and PD0 can be remapped onto it by software.
6 OSC_OUT output Output of the 4-to-24 MHz crystal oscillator; on LQFP64 this pin is OSC_OUT after reset and PD1 can be remapped onto it by software.
7 NRST bidirectional Reset pin (I/O type in the datasheet); its electrical limits are given in the NRST pin characteristics section.
8 PC0 bidirectional General-purpose I/O PC0 with analog input ADC_IN10 of the 12-bit ADC.
9 PC1 bidirectional General-purpose I/O PC1 with analog input ADC_IN11 of the 12-bit ADC.
10 PC2 bidirectional General-purpose I/O PC2 with analog input ADC_IN12 of the 12-bit ADC.
11 PC3 bidirectional General-purpose I/O PC3 with analog input ADC_IN13 of the 12-bit ADC.
12 VSSA power_in Analog ground pin; all voltages in the datasheet are referenced to VSS.
13 VDDA power_in Analog supply pin; ADC conversion range is 0 to 3.6 V and the temperature sensor requires 2 V < VDDA < 3.6 V.
14 PA0-WKUP bidirectional PA0 I/O (not 5 V tolerant) with wake-up function WKUP, ADC_IN0 input, and alternate functions USART2_CTS, TIM2_CH1_ETR and TIM5_CH1.
15 PA1 bidirectional PA1 I/O (not 5 V tolerant) with alternate functions USART2_RTS, ADC_IN1, TIM5_CH2 and TIM2_CH2.
16 PA2 bidirectional PA2 I/O (not 5 V tolerant) with alternate functions USART2_TX, TIM5_CH3, ADC_IN2, TIM15_CH1 and TIM2_CH3.
17 PA3 bidirectional PA3 I/O (not 5 V tolerant) with alternate functions USART2_RX, TIM5_CH4, ADC_IN3, TIM2_CH4 and TIM15_CH2.
18 VSS_4 power_in Digital ground pin.
19 VDD_4 power_in Digital supply pin; the application supply and I/Os operate from 2.0 to 3.6 V.
20 PA4 bidirectional PA4 I/O (not 5 V tolerant) with alternate functions SPI1_NSS, USART2_CK, DAC_OUT1 and ADC_IN4.
21 PA5 bidirectional PA5 I/O (not 5 V tolerant) with alternate functions SPI1_SCK, DAC_OUT2 and ADC_IN5.
22 PA6 bidirectional PA6 I/O (not 5 V tolerant) with alternate functions SPI1_MISO, ADC_IN6 and TIM3_CH1; remap TIM1_BKIN and TIM16_CH1.
23 PA7 bidirectional PA7 I/O (not 5 V tolerant) with alternate functions SPI1_MOSI, ADC_IN7 and TIM3_CH2; remap TIM1_CH1N and TIM17_CH1.
24 PC4 bidirectional PC4 I/O (not 5 V tolerant) with alternate functions ADC_IN14 and TIM12_CH1.
25 PC5 bidirectional PC5 I/O (not 5 V tolerant) with alternate functions ADC_IN15 and TIM12_CH2.
26 PB0 bidirectional PB0 I/O (not 5 V tolerant) with alternate functions ADC_IN8 and TIM3_CH3; remap TIM1_CH2N and TIM13_CH1.
27 PB1 bidirectional PB1 I/O (not 5 V tolerant) with alternate functions ADC_IN9 and TIM3_CH4; remap TIM1_CH3N and TIM14_CH1.
28 PB2/BOOT1 bidirectional PB2 is a 5 V-tolerant (FT) I/O that also serves as the BOOT1 boot-mode pin.
29 PB10 bidirectional PB10 is a 5 V-tolerant (FT) I/O with alternate functions I2C2_SCL, USART3_TX, TIM2_CH3 and HDMI_CEC.
30 PB11 bidirectional PB11 is a 5 V-tolerant (FT) I/O with alternate functions I2C2_SDA, USART3_RX and TIM2_CH4.
31 VSS_1 power_in Digital ground pin.
32 VDD_1 power_in Digital supply pin; the application supply and I/Os operate from 2.0 to 3.6 V.
33 PB12 bidirectional PB12 is a 5 V-tolerant (FT) I/O with alternate functions SPI2_NSS, I2C2_SMBA, USART3_CK, TIM1_BKIN and TIM12_CH1.
34 PB13 bidirectional PB13 is a 5 V-tolerant (FT) I/O with alternate functions SPI2_SCK, USART3_CTS, TIM1_CH1N and TIM12_CH2.
35 PB14 bidirectional PB14 is a 5 V-tolerant (FT) I/O with alternate functions SPI2_MISO, USART3_RTS, TIM1_CH2N and TIM15_CH1.
36 PB15 bidirectional PB15 is a 5 V-tolerant (FT) I/O with alternate functions SPI2_MOSI, TIM1_CH3N, TIM15_CH1N and TIM15_CH2.
37 PC6 bidirectional PC6 is a 5 V-tolerant (FT) I/O with alternate function TIM3_CH1.
38 PC7 bidirectional PC7 is a 5 V-tolerant (FT) I/O with alternate function TIM3_CH2.
39 PC8 bidirectional PC8 is a 5 V-tolerant (FT) I/O with alternate functions TIM13_CH1 and TIM3_CH3.
40 PC9 bidirectional PC9 is a 5 V-tolerant (FT) I/O with alternate functions TIM14_CH1 and TIM3_CH4.
41 PA8 bidirectional PA8 is a 5 V-tolerant (FT) I/O with alternate functions USART1_CK, TIM1_CH1 and MCO.
42 PA9 bidirectional PA9 is a 5 V-tolerant (FT) I/O with alternate functions USART1_TX, TIM1_CH2 and TIM15_BKIN.
43 PA10 bidirectional PA10 is a 5 V-tolerant (FT) I/O with alternate functions USART1_RX, TIM1_CH3 and TIM17_BKIN.
44 PA11 bidirectional PA11 is a 5 V-tolerant (FT) I/O with alternate functions USART1_CTS and TIM1_CH4.
45 PA12 bidirectional PA12 is a 5 V-tolerant (FT) I/O with alternate functions USART1_RTS and TIM1_ETR.
46 PA13 bidirectional PA13 is a 5 V-tolerant (FT) I/O that defaults to the JTMS-SWDIO debug function.
47 VSS_2 power_in Digital ground pin.
48 VDD_2 power_in Digital supply pin; the application supply and I/Os operate from 2.0 to 3.6 V.
49 PA14 bidirectional PA14 is a 5 V-tolerant (FT) I/O that defaults to the JTCK-SWCLK debug function.
50 PA15 bidirectional PA15 is a 5 V-tolerant (FT) I/O with default function JTDI and alternate functions SPI3_NSS, TIM2_CH1_ETR and SPI1_NSS.
51 PC10 bidirectional PC10 is a 5 V-tolerant (FT) I/O with alternate functions UART4_TX and USART3_TX.
52 PC11 bidirectional PC11 is a 5 V-tolerant (FT) I/O with alternate functions UART4_RX and USART3_RX.
53 PC12 bidirectional PC12 is a 5 V-tolerant (FT) I/O with alternate functions UART5_TX and USART3_CK.
54 PD2 bidirectional PD2 is a 5 V-tolerant (FT) I/O with alternate functions TIM3_ETR and UART5_RX.
55 PB3 bidirectional PB3 is a 5 V-tolerant (FT) I/O with default function JTDO and alternate functions SPI3_SCK, TRACESWO, TIM2_CH2 and SPI1_SCK.
56 PB4 bidirectional PB4 is a 5 V-tolerant (FT) I/O with default function NJTRST and alternate functions SPI3_MISO, TIM3_CH1 and SPI1_MISO.
57 PB5 bidirectional PB5 is an I/O (not 5 V tolerant) with alternate functions I2C1_SMBA, SPI3_MOSI, TIM16_BKIN, TIM3_CH2 and SPI1_MOSI.
58 PB6 bidirectional PB6 is a 5 V-tolerant (FT) I/O with alternate functions I2C1_SCL, TIM4_CH1, TIM16_CH1N and USART1_TX.
59 PB7 bidirectional PB7 is a 5 V-tolerant (FT) I/O with alternate functions I2C1_SDA, TIM4_CH2, TIM17_CH1N and USART1_RX.
60 BOOT0 input Boot mode selection input (BOOT0 pin) that selects the device boot source together with BOOT1 on PB2.
61 PB8 bidirectional PB8 is a 5 V-tolerant (FT) I/O with alternate functions TIM4_CH3, TIM16_CH1, HDMI_CEC and I2C1_SCL.
62 PB9 bidirectional PB9 is a 5 V-tolerant (FT) I/O with alternate functions TIM4_CH4, TIM17_CH1 and I2C1_SDA.
63 VSS_3 power_in Digital ground pin.
64 VDD_3 power_in Digital supply pin; the application supply and I/Os operate from 2.0 to 3.6 V.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-64(10x10)
Category Embedded Processors & Controllers
Pins 64

CAD (KiCad official)

  • Symbol: STM32F100RET6B
  • Footprint: Package_QFP:LQFP-64_10x10mm_P0.5mm
  • 3D model: LQFP-64(10x10) (KiCad packages3D, STEP)
  • 3D model files: stm32f100ret6b-etched.step / stm32f100ret6b-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32f100ret6b.step / stm32f100ret6b.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (107 pp, sha256 37ac4e5d049f3b5d, retrieved 2026-10-07, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF