main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers stm32f100rdt6b: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Initial commit: component/stm32f100rdt6b · Ray 1d ago
stm32f100rdt6b-etched.glb stm32f100rdt6b: factory component page (tier=lcsc) · Ray 1d ago
stm32f100rdt6b-etched.step stm32f100rdt6b: factory component page (tier=lcsc) · Ray 1d ago
stm32f100rdt6b-hero.glb stm32f100rdt6b: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
stm32f100rdt6b-hero.overlay.json Publish 0.1.0 · Ray 1d ago
stm32f100rdt6b.glb Publish 0.1.0 · Ray 1d ago
stm32f100rdt6b.kicad_mod Publish 0.1.0 · Ray 1d ago
stm32f100rdt6b.kicad_sym Publish 0.1.0 · Ray 1d ago
stm32f100rdt6b.lbr Publish 0.1.0 · Ray 1d ago
stm32f100rdt6b.step Publish 0.1.0 · Ray 1d ago

STM32F100RDT6B

STMicroelectronics · Microcontroller Units (MCUs/MPUs/SOCs) · LQFP-64(10x10)

STM32F100RDT6B from STMicroelectronics, in a LQFP-64(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VBAT power_in Backup-domain supply input for the RTC and backup registers (VBAT supply for RTC and backup registers).
2 PC13-TAMPER-RTC bidirectional 5 V-tolerant GPIO PC13 with TAMPER-RTC function; it is supplied through the power switch, which sinks only 3 mA, so it must not source current (e.g. to drive an LED) and output speed is limited to 2 MHz with a 30 pF load.
3 PC14-OSC32_IN bidirectional GPIO PC14 with OSC32_IN function; it is supplied through the power switch (3 mA sink limit), so output speed is limited to 2 MHz with a 30 pF load and it must not source current.
4 PC15-OSC32_OUT bidirectional GPIO PC15 with OSC32_OUT function; it is supplied through the power switch (3 mA sink limit), so output speed is limited to 2 MHz with a 30 pF load and it must not source current.
5 OSC_IN input Input of the 4-to-24 MHz crystal oscillator; after reset this pin is OSC_IN and PD0 can be remapped onto it by software on LQFP64.
6 OSC_OUT output Output of the 4-to-24 MHz crystal oscillator; after reset this pin is OSC_OUT and PD1 can be remapped onto it by software on LQFP64.
7 NRST bidirectional Reset pin NRST; its electrical characteristics are specified in the NRST pin characteristics section (5.3.15).
8 PC0 bidirectional Standard (non-5 V-tolerant) GPIO PC0 with ADC_IN10 analog input.
9 PC1 bidirectional Standard (non-5 V-tolerant) GPIO PC1 with ADC_IN11 analog input.
10 PC2 bidirectional Standard (non-5 V-tolerant) GPIO PC2 with ADC_IN12 analog input.
11 PC3 bidirectional Standard (non-5 V-tolerant) GPIO PC3 with ADC_IN13 analog input.
12 VSSA power_in Analog ground (VSSA) pin; all voltages are referenced to VSS.
13 VDDA power_in Analog supply pin VDDA; the temperature sensor conversion range is 2 V < VDDA < 3.6 V.
14 PA0-WKUP bidirectional Standard GPIO PA0 with WKUP wake-up function and alternate functions ADC_IN0, USART2_CTS, TIM2_CH1_ETR and TIM5_CH1.
15 PA1 bidirectional Standard GPIO PA1 with alternate functions USART2_RTS, ADC_IN1, TIM5_CH2 and TIM2_CH2.
16 PA2 bidirectional Standard GPIO PA2 with alternate functions USART2_TX, TIM5_CH3, ADC_IN2, TIM15_CH1 and TIM2_CH3.
17 PA3 bidirectional Standard GPIO PA3 with alternate functions USART2_RX, TIM5_CH4, ADC_IN3, TIM2_CH4 and TIM15_CH2.
18 VSS_4 power_in Digital ground pin VSS_4.
19 VDD_4 power_in Digital supply pin VDD_4; the application supply and I/Os operate from 2.0 to 3.6 V.
20 PA4 bidirectional Standard GPIO PA4 with alternate functions SPI1_NSS, USART2_CK, DAC_OUT1 and ADC_IN4.
21 PA5 bidirectional Standard GPIO PA5 with alternate functions SPI1_SCK, DAC_OUT2 and ADC_IN5.
22 PA6 bidirectional Standard GPIO PA6 with alternate functions SPI1_MISO, ADC_IN6 and TIM3_CH1; TIM1_BKIN and TIM16_CH1 are remap options.
23 PA7 bidirectional Standard GPIO PA7 with alternate functions SPI1_MOSI, ADC_IN7 and TIM3_CH2; TIM1_CH1N and TIM17_CH1 are remap options.
24 PC4 bidirectional Standard GPIO PC4 with alternate functions ADC_IN14 and TIM12_CH1.
25 PC5 bidirectional Standard GPIO PC5 with alternate functions ADC_IN15 and TIM12_CH2.
26 PB0 bidirectional Standard GPIO PB0 with alternate functions ADC_IN8 and TIM3_CH3; TIM1_CH2N and TIM13_CH1 are remap options.
27 PB1 bidirectional Standard GPIO PB1 with alternate functions ADC_IN9 and TIM3_CH4; TIM1_CH3N and TIM14_CH1 are remap options.
28 PB2/BOOT1 bidirectional 5 V-tolerant (FT) GPIO PB2, also used as the BOOT1 boot-mode pin.
29 PB10 bidirectional 5 V-tolerant (FT) GPIO PB10 with alternate functions I2C2_SCL, USART3_TX, TIM2_CH3 and HDMI_CEC.
30 PB11 bidirectional 5 V-tolerant (FT) GPIO PB11 with alternate functions I2C2_SDA, USART3_RX and TIM2_CH4.
31 VSS_1 power_in Digital ground pin VSS_1.
32 VDD_1 power_in Digital supply pin VDD_1; the application supply and I/Os operate from 2.0 to 3.6 V.
33 PB12 bidirectional 5 V-tolerant (FT) GPIO PB12 with alternate functions SPI2_NSS, I2C2_SMBA, USART3_CK, TIM1_BKIN and TIM12_CH1.
34 PB13 bidirectional 5 V-tolerant (FT) GPIO PB13 with alternate functions SPI2_SCK, USART3_CTS, TIM1_CH1N and TIM12_CH2.
35 PB14 bidirectional 5 V-tolerant (FT) GPIO PB14 with alternate functions SPI2_MISO, USART3_RTS, TIM1_CH2N and TIM15_CH1.
36 PB15 bidirectional 5 V-tolerant (FT) GPIO PB15 with alternate functions SPI2_MOSI, TIM1_CH3N, TIM15_CH1N and TIM15_CH2.
37 PC6 bidirectional 5 V-tolerant (FT) GPIO PC6 with alternate function TIM3_CH1.
38 PC7 bidirectional 5 V-tolerant (FT) GPIO PC7 with alternate function TIM3_CH2.
39 PC8 bidirectional 5 V-tolerant (FT) GPIO PC8 with alternate functions TIM13_CH1 and TIM3_CH3.
40 PC9 bidirectional 5 V-tolerant (FT) GPIO PC9 with alternate functions TIM14_CH1 and TIM3_CH4.
41 PA8 bidirectional 5 V-tolerant (FT) GPIO PA8 with alternate functions USART1_CK, TIM1_CH1 and MCO.
42 PA9 bidirectional 5 V-tolerant (FT) GPIO PA9 with alternate functions USART1_TX, TIM1_CH2 and TIM15_BKIN.
43 PA10 bidirectional 5 V-tolerant (FT) GPIO PA10 with alternate functions USART1_RX, TIM1_CH3 and TIM17_BKIN.
44 PA11 bidirectional 5 V-tolerant (FT) GPIO PA11 with alternate functions USART1_CTS and TIM1_CH4.
45 PA12 bidirectional 5 V-tolerant (FT) GPIO PA12 with alternate functions USART1_RTS and TIM1_ETR.
46 PA13 bidirectional 5 V-tolerant (FT) GPIO PA13 with JTMS-SWDIO debug function.
47 VSS_2 power_in Digital ground pin VSS_2.
48 VDD_2 power_in Digital supply pin VDD_2; the application supply and I/Os operate from 2.0 to 3.6 V.
49 PA14 bidirectional 5 V-tolerant (FT) GPIO PA14 with JTCK-SWCLK debug function.
50 PA15 bidirectional 5 V-tolerant (FT) GPIO PA15 with JTDI, SPI3_NSS, TIM2_CH1_ETR and SPI1_NSS alternate functions.
51 PC10 bidirectional 5 V-tolerant (FT) GPIO PC10 with alternate functions UART4_TX and USART3_TX.
52 PC11 bidirectional 5 V-tolerant (FT) GPIO PC11 with alternate functions UART4_RX and USART3_RX.
53 PC12 bidirectional 5 V-tolerant (FT) GPIO PC12 with alternate functions UART5_TX and USART3_CK.
54 PD2 bidirectional 5 V-tolerant (FT) GPIO PD2 with alternate functions TIM3_ETR and UART5_RX.
55 PB3 bidirectional 5 V-tolerant (FT) GPIO PB3 with JTDO/TRACESWO debug, SPI3_SCK, TIM2_CH2 and SPI1_SCK alternate functions.
56 PB4 bidirectional 5 V-tolerant (FT) GPIO PB4 with NJTRST debug, SPI3_MISO, TIM3_CH1 and SPI1_MISO alternate functions.
57 PB5 bidirectional GPIO PB5 (not 5 V-tolerant) with alternate functions I2C1_SMBA, SPI3_MOSI, TIM16_BKIN, TIM3_CH2 and SPI1_MOSI.
58 PB6 bidirectional 5 V-tolerant (FT) GPIO PB6 with alternate functions I2C1_SCL, TIM4_CH1, TIM16_CH1N and USART1_TX.
59 PB7 bidirectional 5 V-tolerant (FT) GPIO PB7 with alternate functions I2C1_SDA, TIM4_CH2, TIM17_CH1N and USART1_RX; the FSMC_NADV function listed for this pin is not available on LQFP64.
60 BOOT0 input Boot selection input BOOT0 (input-only pin).
61 PB8 bidirectional 5 V-tolerant (FT) GPIO PB8 with alternate functions TIM4_CH3, TIM16_CH1, HDMI_CEC and I2C1_SCL.
62 PB9 bidirectional 5 V-tolerant (FT) GPIO PB9 with alternate functions TIM4_CH4, TIM17_CH1 and I2C1_SDA.
63 VSS_3 power_in Digital ground pin VSS_3.
64 VDD_3 power_in Digital supply pin VDD_3; the application supply and I/Os operate from 2.0 to 3.6 V.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-64(10x10)
Category Single Chip Microcomputer/Microcontroller
Pins 64

CAD (KiCad official)

  • Symbol: STM32F100RDT6B
  • Footprint: Package_QFP:LQFP-64_10x10mm_P0.5mm
  • 3D model: LQFP-64(10x10) (KiCad packages3D, STEP)
  • 3D model files: stm32f100rdt6b-etched.step / stm32f100rdt6b-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32f100rdt6b.step / stm32f100rdt6b.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (107 pp, sha256 37ac4e5d049f3b5d, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF