Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

STM32F042K6T6

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-32(7x7)

STM32F042K6T6 from STMicroelectronics, in a LQFP-32(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Digital power supply for I/Os and internal regulator, VDD = 2.0 to 3.6 V; must be decoupled with ceramic capacitors close to the pin.
2 PF0-OSC_IN bidirectional General-purpose I/O PF0, 5 V-tolerant Fm+ capable (FTf); alternate functions CRS_SYNC and I2C1_SDA; additional function OSC_IN, the 4-32 MHz external crystal/resonator oscillator input.
3 PF1-OSC_OUT bidirectional General-purpose I/O PF1, 5 V-tolerant Fm+ capable (FTf); alternate function I2C1_SCL; additional function OSC_OUT, the 4-32 MHz external crystal/resonator oscillator output.
4 NRST bidirectional Bidirectional reset pin with embedded weak pull-up resistor; device reset input / internal reset output, active low.
5 VDDA power_in External analog power supply for ADC, reset blocks, RCs and PLL; from VDD to 3.6 V, minimum 2.4 V when the ADC is used; must always be ≥ VDD and established first.
6 PA0 bidirectional 3.3 V-tolerant ADC-connected I/O (TTa); alternate functions USART2_CTS, TIM2_CH1_ETR, TSC_G1_IO1; additional functions RTC_TAMP2, WKUP1, ADC_IN0.
7 PA1 bidirectional 3.3 V-tolerant ADC-connected I/O (TTa); alternate functions USART2_RTS, TIM2_CH2, TSC_G1_IO2, EVENTOUT; additional function ADC_IN1.
8 PA2 bidirectional 3.3 V-tolerant ADC-connected I/O (TTa); alternate functions USART2_TX, TIM2_CH3, TSC_G1_IO3; additional functions ADC_IN2, WKUP4.
9 PA3 bidirectional 3.3 V-tolerant ADC-connected I/O (TTa); alternate functions USART2_RX, TIM2_CH4, TSC_G1_IO4; additional function ADC_IN3.
10 PA4 bidirectional 3.3 V-tolerant ADC-connected I/O (TTa); alternate functions SPI1_NSS/I2S1_WS, USART2_CK, USB_NOE, TSC_G2_IO1, TIM14_CH1; additional function ADC_IN4.
11 PA5 bidirectional 3.3 V-tolerant ADC-connected I/O (TTa); alternate functions SPI1_SCK/I2S1_CK, CEC, TIM2_CH1_ETR, TSC_G2_IO2; additional function ADC_IN5.
12 PA6 bidirectional 3.3 V-tolerant ADC-connected I/O (TTa); alternate functions SPI1_MISO/I2S1_MCK, TIM3_CH1, TIM1_BKIN, TIM16_CH1, TSC_G2_IO3, EVENTOUT; additional function ADC_IN6.
13 PA7 bidirectional 3.3 V-tolerant ADC-connected I/O (TTa); alternate functions SPI1_MOSI/I2S1_SD, TIM3_CH2, TIM14_CH1, TIM1_CH1N, TIM17_CH1, TSC_G2_IO4, EVENTOUT; additional function ADC_IN7.
14 PB0 bidirectional 3.3 V-tolerant ADC-connected I/O (TTa); alternate functions TIM3_CH3, TIM1_CH2N, TSC_G3_IO2, EVENTOUT; additional function ADC_IN8.
15 PB1 bidirectional 3.3 V-tolerant ADC-connected I/O (TTa); alternate functions TIM3_CH4, TIM14_CH1, TIM1_CH3N, TSC_G3_IO3; additional function ADC_IN9.
16 VSS power_in Ground pin.
17 VDDIO2 power_in Independent digital power supply for the marked I/Os (PA8-PA15 group), VDDIO2 = 1.65 to 3.6 V; must not be supplied unless VDD is present.
18 PA8 bidirectional 5 V-tolerant I/O (FT), supplied from VDDIO2; alternate functions MCO, USART1_CK, TIM1_CH1, EVENTOUT, CRS_SYNC.
19 PA9 bidirectional 5 V-tolerant Fm+ capable I/O (FTf), supplied from VDDIO2; alternate functions USART1_TX, TIM1_CH2, TSC_G4_IO1, I2C1_SCL; usable for Flash bootloader USART reprogramming.
20 PA10 bidirectional 5 V-tolerant Fm+ capable I/O (FTf), supplied from VDDIO2; alternate functions USART1_RX, TIM1_CH3, TIM17_BKIN, TSC_G4_IO2, I2C1_SDA; usable for Flash bootloader USART reprogramming.
21 PA11 bidirectional 5 V-tolerant Fm+ capable I/O (FTf), supplied from VDDIO2; alternate functions CAN_RX, USART1_CTS, TIM1_CH4, TSC_G4_IO3, EVENTOUT, I2C1_SCL; additional function USB_DM; pin pair PA11/12 can be remapped in place of PA9/10 via SYSCFG_CFGR1.
22 PA12 bidirectional 5 V-tolerant Fm+ capable I/O (FTf), supplied from VDDIO2; alternate functions CAN_TX, USART1_RTS, TIM1_ETR, TSC_G4_IO4, EVENTOUT, I2C1_SDA; additional function USB_DP.
23 PA13 bidirectional 5 V-tolerant I/O (FT), supplied from VDDIO2; alternate functions IR_OUT, SWDIO; additional function USB_NOE; after reset configured as SWDIO with internal pull-up activated.
24 PA14 bidirectional 5 V-tolerant I/O (FT), supplied from VDDIO2; alternate functions USART2_TX, SWCLK; after reset configured as SWCLK with internal pull-down activated.
25 PA15 bidirectional 5 V-tolerant I/O (FT), supplied from VDDIO2; alternate functions SPI1_NSS/I2S1_WS, USART2_RX, TIM2_CH1_ETR, EVENTOUT; additional function USB_NOE.
26 PB3 bidirectional 5 V-tolerant I/O (FT); alternate functions SPI1_SCK/I2S1_CK, TIM2_CH2, TSC_G5_IO1, EVENTOUT.
27 PB4 bidirectional 5 V-tolerant I/O (FT); alternate functions SPI1_MISO/I2S1_MCK, TIM17_BKIN, TIM3_CH1, TSC_G5_IO2, EVENTOUT.
28 PB5 bidirectional 5 V-tolerant I/O (FT); alternate functions SPI1_MOSI/I2S1_SD, I2C1_SMBA, TIM16_BKIN, TIM3_CH2; additional function WKUP6.
29 PB6 bidirectional 5 V-tolerant Fm+ capable I/O (FTf); alternate functions I2C1_SCL, USART1_TX, TIM16_CH1N, TSC_G5_IO3.
30 PB7 bidirectional 5 V-tolerant Fm+ capable I/O (FTf); alternate functions I2C1_SDA, USART1_RX, TIM17_CH1N, TSC_G5_IO4.
31 PB8-BOOT0 bidirectional 5 V-tolerant Fm+ capable I/O (FTf); alternate functions I2C1_SCL, CEC, TIM16_CH1, TSC_SYNC, CAN_RX; also acts as BOOT0 boot-memory selection input sampled at reset.
32 VSS power_in Ground pin; on packages other than the 48-pin ones there is no separate VSSA pin, so the VSSA analog ground pad of the silicon die is internally bonded to this VSS pin.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-32(7x7)
Category Embedded Processors & Controllers
Pins 32

CAD (KiCad official)

  • Symbol: STM32F042K6T6
  • Footprint: Package_QFP:LQFP-32_7x7mm_P0.8mm
  • 3D model: LQFP-32(7x7) (KiCad packages3D, STEP)
  • 3D model files: stm32f042k6t6-etched.step / stm32f042k6t6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32f042k6t6.step / stm32f042k6t6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (118 pp, sha256 4c7b3ccc0428dbff, retrieved 2026-09-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF