Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

STM32F031K6U6

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · UFQFPN-32(5x5)

STM32F031K6U6 from STMicroelectronics, in a UFQFPN-32(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 BOOT0 input Dedicated input pin for boot memory selection; 0 selects flash memory, 1 selects system memory.
2 PF0-OSC_IN bidirectional 5V-tolerant I/O pin used for high-speed external oscillator input clock source.
3 PF1-OSC_OUT bidirectional 5V-tolerant I/O pin used for high-speed external oscillator output clock source.
4 NRST bidirectional Bidirectional reset pin with embedded weak pull-up resistor for device reset control (active low).
5 VDDA power_in Analog power supply pin requiring 2.4 to 3.6 V when ADC is used, or VDD to 3.6 V when ADC is disabled.
6 PA0 bidirectional 3.3V-tolerant analog I/O pin supporting TIM2_CH1_ETR and USART1_CTS alternate functions with ADC_IN0 and RTC wakeup capability.
7 PA1 bidirectional 3.3V-tolerant analog I/O pin supporting USART1_RTS, TIM2_CH2, and EVENTOUT alternate functions with ADC_IN1 capability.
8 PA2 bidirectional 3.3V-tolerant analog I/O pin supporting USART1_TX and TIM2_CH3 alternate functions with ADC_IN2 capability.
9 PA3 bidirectional 3.3V-tolerant analog I/O pin supporting USART1_RX and TIM2_CH4 alternate functions with ADC_IN3 capability.
10 PA4 bidirectional 3.3V-tolerant analog I/O pin supporting SPI1_NSS, I2S1_WS, TIM14_CH1, and USART1_CK alternate functions with ADC_IN4 capability.
11 PA5 bidirectional 3.3V-tolerant analog I/O pin supporting SPI1_SCK, I2S1_CK, and TIM2_CH1_ETR alternate functions with ADC_IN5 capability.
12 PA6 bidirectional 3.3V-tolerant analog I/O pin supporting SPI1_MISO, I2S1_MCK, TIM3_CH1, TIM1_BKIN, TIM16_CH1, and EVENTOUT alternate functions with ADC_IN6 capability.
13 PA7 bidirectional 3.3V-tolerant analog I/O pin supporting SPI1_MOSI, I2S1_SD, TIM3_CH2, TIM14_CH1, TIM1_CH1N, TIM17_CH1, and EVENTOUT alternate functions with ADC_IN7 capability.
14 PB0 bidirectional 3.3V-tolerant analog I/O pin supporting TIM3_CH3, TIM1_CH2N, and EVENTOUT alternate functions with ADC_IN8 capability.
15 PB1 bidirectional 3.3V-tolerant analog I/O pin supporting TIM3_CH4, TIM14_CH1, and TIM1_CH3N alternate functions with ADC_IN9 capability.
16 VSS power_in Digital ground return pin required for normal circuit operation.
17 VDD power_in Digital power supply pin requiring 2.0 to 3.6 V for device operation.
18 PA8 bidirectional 5V-tolerant I/O pin supporting USART1_CK, TIM1_CH1, EVENTOUT, and MCO alternate functions.
19 PA9 bidirectional Fast Mode Plus I/O pin supporting USART1_TX, TIM1_CH2, and I2C1_SCL alternate functions.
20 PA10 bidirectional Fast Mode Plus I/O pin supporting USART1_RX, TIM1_CH3, TIM17_BKIN, and I2C1_SDA alternate functions.
21 PA13(SWDIO) bidirectional 5V-tolerant I/O pin configured as SWDIO serial wire debug after reset with IR_OUT alternate function and internal pull-up.
22 PA14(SWCLK) bidirectional 5V-tolerant I/O pin configured as SWCLK serial wire debug after reset supporting USART1_TX alternate function with internal pull-down.
23 PA15 bidirectional 5V-tolerant I/O pin supporting SPI1_NSS, I2S1_WS, TIM2_CH_ETR, EVENTOUT, and USART1_RX alternate functions.
24 PB3 bidirectional 5V-tolerant I/O pin supporting SPI1_SCK, I2S1_CK, TIM2_CH2, and EVENTOUT alternate functions.
25 PB4 bidirectional 5V-tolerant I/O pin supporting SPI1_MISO, I2S1_MCK, TIM3_CH1, and EVENTOUT alternate functions.
26 PB5 bidirectional 5V-tolerant I/O pin supporting SPI1_MOSI, I2S1_SD, I2C1_SMBA, TIM16_BKIN, and TIM3_CH2 alternate functions.
27 PB6 bidirectional Fast Mode Plus I/O pin supporting I2C1_SCL, USART1_TX, and TIM16_CH1N alternate functions.
28 PB7 bidirectional Fast Mode Plus I/O pin supporting I2C1_SDA, USART1_RX, and TIM17_CH1N alternate functions.
0 VSSA power_in Analog ground pad connected to exposed die pad on package underside; must be soldered to PCB ground.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package UFQFPN-32(5x5)
Category Embedded Processors & Controllers
Pins 32

CAD (KiCad official)

  • Symbol: STM32F031K6U6
  • Footprint: Package_DFN_QFN:UFQFPN-32-1EP_5x5mm_P0.5mm_EP3.5x3.5mm
  • 3D model: UFQFPN-32(5x5) (KiCad packages3D, STEP)
  • 3D model files: stm32f031k6u6-etched.step / stm32f031k6u6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32f031k6u6.step / stm32f031k6u6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (106 pp, sha256 36b17e3dce795273, retrieved 2026-10-01, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF